Publications

(2023). Thermal Management for 3D-Stacked Systems via Unified Core-Memory Power Regulation. ACM Transactions on Embedded Computing Systems.

(2023). PELSI: Power-Efficient Layer-Switched Inference. International Conference on Embedded and Real-Time Computing Systems and Applications.

Best Paper Award Nomination

(2023). 3D-TTP: Efficient Transient Temperature-Aware Power Budgeting for 3D-Stacked Processor-Memory Systems. IEEE Computer Society Annual Symposium on VLSI.

(2023). Thermal Management for S-NUCA Many-Cores via Synchronous Thread Rotations. Design Automation and Test in Europe.

PDF Cite Code DOI

(2023). Power Budgeting for a Processor with Multiple Cores. European Patent Office. EP 21197574.3.

PDF Cite Featured News Article

(2022). Pipelined CNN Inference on Heterogeneous Multi-Processor System-on-Chip. Springer Embedded Machine Learning for Cyber Physical, IoT, and Edge Computing.

Cite

(2022). CPU-GPU Layer-Switched Low Latency CNN Inference. Euromicro Conference on Digital System Design.

PDF Cite DOI

(2022). CoMeT: An Integrated Interval Thermal Simulation Toolchain for 2D, 2.5 D, and 3D Processor-Memory Systems. ACM Transactions on Architecture and Code Optimization.

PDF Cite Code Video DOI

(2021). HiMap: Fast and Scalable High-Quality Mapping on CGRA via Hierarchical Abstraction. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

PDF Cite DOI

(2021). T-TSP: Transient-Temperature Based Safe Power Budgeting in Multi-/Many-Core Processors. International Conference on Computer Design.

PDF Cite Code DOI Featured News Article

(2021). Neural Network-based Performance Prediction for Task Migration on S-NUCA Many-Cores. IEEE Transactions on Computers.

PDF Cite DOI

(2021). HiMap: Fast and Scalable High-Quality Mapping on CGRA via Hierarchical Abstraction. Design Automation and Test in Europe.

PDF Cite DOI

(2021). ChordMap: Automated Mapping of Streaming Applications onto CGRA. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

PDF Cite DOI

(2020). Neural Network Inference on Mobile SoCs. IEEE Design & Test.

PDF Cite DOI

(2020). Power-Efficient Heterogeneous Many-Core Design with NCFET Technology. IEEE Transactions on Computers.

PDF Cite DOI

(2020). BrezeFlow: Unified Debugger for Android CPU Power Governors and Schedulers on Edge Devices. Design Automation Conference.

PDF Cite DOI

(2020). Unified Thread- and Data-Mapping for Multi-Threaded Multi-Phase Applications on SPM Many-Cores. Design Automation and Test in Europe.

PDF Cite DOI

(2019). CASCADE: High Throughput Data Streaming via Decoupled Access/Execute CGRA. ACM Transactions on Embedded Computing Systems.

PDF Cite DOI

(2019). High-Throughput CNN Inference on Embedded ARM big. LITTLE Multi-Core Processors. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

PDF Cite Code DOI

(2019). Power-and Cache-Aware Task Mapping with Dynamic Power Budgeting for Many-Cores. IEEE Transactions on Computers.

PDF Cite Code DOI

(2019). Scalable Optimal Greedy Scheduler for Asymmetric Multi-/Many-Core Processors. International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

PDF Cite DOI

(2019). Prediction-Based Task Migration on S-NUCA Many-Cores. Design Automation and Test in Europe.

PDF Cite DOI

(2018). Scalable Dynamic Task Scheduling on Adaptive Many-Core. International Symposium on Embedded Multicore/Many-core Systems-on-Chip.

PDF Cite DOI

(2018). Pareto-Optimal Power- and Cache-Aware Task Mapping for Many-Cores with Distributed Shared Last-Level Cache. International Symposium on Embedded Multicore/Many-core Systems-on-Chip.

PDF Cite DOI

(2018). Scalable Task Scheduler for Many-Core Architectures. Doctoral Dissertation, Karlsruhe Institute of Technology,.

PDF Cite DOI

(2018). QoS-Aware Stochastic Power Budgeting for Many-Cores. Design Automation Conference.

PDF Cite DOI HiPEAC Paper Award

(2018). Task Scheduling for Many-Cores with S-NUCA Caches. Design Automation and Test in Europe.

PDF Cite DOI

(2017). Optimal Greedy Algorithm for Many-Core Scheduling. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

PDF Cite DOI

(2017). Energy Efficiency for Clustered Heterogeneous Multicores. IEEE Transactions on Parallel and Distributed Systems.

PDF Cite DOI

(2017). Scalable Probabilistic Power Budgeting for Many-Cores. Design Automation and Test in Europe.

PDF Cite DOI Best Paper Award Nomination

(2017). Power Density-Aware Resource Management for Heterogeneous Tiled Multicores. IEEE Transactions on Computers.

PDF Cite DOI

(2017). Defragmentation of Tasks in Many-Core Architectures. ACM Transactions on Architecture and Code Optimization.

PDF Cite DOI

(2016). Dark Silicon Management: An Integrated and Coordinated Cross-Layer Approach. Information Technology.

PDF Cite DOI

(2016). Power Management of Asymmetric Multi-Cores in the Dark Silicon Era. Springer Dark Side of Silicon.

Cite DOI

(2016). Power Management for Mobile GPUs. Elsevier Advances in GPU Research and Practice.

(2016). Distributed Scheduling for Many-Cores Using Cooperative Game Theory. Design Automation Conference.

PDF Cite DOI HiPEAC Paper Award

(2016). Distributed Fair Scheduling for Many-Cores. Design Automation and Test in Europe.

PDF Cite

(2015). Power Management for Mobile Games on Asymmetric Multi-Cores. International Symposium on Embedded Multicore/Many-core Systems-on-Chip.

PDF Cite DOI

(2015). Power-Performance Modelling of Mobile Gaming Workloads on Heterogeneous MPSoCs. Design Automation Conference.

PDF Cite DOI

(2014). Integrated CPU-GPU Power Management for 3D Mobile Games. Design Automation Conference.

PDF Cite DOI

(2014). Price Theory Based Power Management for Heterogeneous Multi-Cores. International Conference on Architectural Support for Programming Languages and Operating Systems.

PDF Cite DOI