


Perspectives on System-level MPSoC Design Space Exploration

Andy D. Pimentel

System and Network Engineering Lab University of Amsterdam

Embedded Systems Design


- Design of embedded systems becomes increasingly complex
- Heterogeneous Multi-Processor
 System-on-Chip architectures



✓ Different processor types, dedicated / reconfigurable hardware blocks, Network-on-Chip, etc.

Embedded Systems Design

- Design of embedded systems becomes increasingly complex
- Heterogeneous Multi-Processor
 System-on-Chip architectures



- ✓ Different processor types, dedicated / reconfigurable hardware blocks, Network-on-Chip, etc.
- Many design requirements
 - ✓ High performance, low power, low cost, small form factor, high flexibility, high reliability, etc.
 - ✓ Typically conflicting requirements

Our Holy Grail...



PSA '17

Our Holy Grail...



PSA '17


Our Holy Grail...




PSA '17

Climbing the abstraction ladder


Climbing the abstraction ladder





Climbing the abstraction ladder





Towards System-level Synthesis

















System-level Design Space Exploration (DSE)

- We need to automatically
 - \checkmark find the best decomposition of the (parallel) application(s)
 - ✓ decide what application task to perform in SW or accelerate using HW
 - ✓ choose the number and types of required processing elements in the (heterogeneous) system
 - \checkmark decide on how to interconnect the processors
 - ✓ decide on how to map application tasks onto the selected processors
 - \checkmark and so on...


System-level Design Space Exploration (DSE)

- We need to automatically
 - \checkmark find the best decomposition of the (parallel) application(s)
 - ✓ decide what application task to perform in SW or accelerate using HW
 - ✓ choose the number and types of required processing elements in the (heterogeneous) system
 - \checkmark decide on how to interconnect the processors
 - ✓ decide on how to map application tasks onto the selected processors
 - \checkmark and so on...
- while simultaneously optimizing the system for cost, performance, energy consumption, reliability, etc.

System-level Design Space Exploration (DSE)




- Exploring different
 - Resource allocations
 - ✓ Number and type of processors, memories, interconnect(s), etc.
 - Application to Resource bindings (spatial binding)
 - Task scheduling (temporal binding)





- Exploring different
 - Resource allocations
 - ✓ Number and type of processors, memories, interconnect(s), etc.
 - Application to Resource bindings (spatial binding)
 - Task scheduling (temporal binding)




CPU-F

MPSoC

CPU-E


• Exploring different

- Resource allocations
 - ✓ Number and type of processors, memories, interconnect(s), etc.
- Application to Resource bindings (spatial binding)
- Task scheduling (temporal binding)




• Exploring different


- Resource allocations
 - ✓ Number and type of processors, memories, interconnect(s), etc.
- Application to Resource bindings (spatial binding)
- Task scheduling (temporal binding)





• Exploring different


- Resource allocations
 - ✓ Number and type of processors, memories, interconnect(s), etc.
- Application to Resource bindings (spatial binding)
- Task scheduling (temporal binding)





























- Exhaustive search usually is not feasible
- Typically, metaheuristics are used to search the design space
 - Only visit a relatively small number of design points
 - Single-objective or multi-objective optimization
 - Do not guarantee finding the global optimum





- Exhaustive search usually is not feasible
- Typically, metaheuristics are used to search the design space
 - Only visit a relatively small number of design points
 - Single-objective or multi-objective optimization
 - Do not guarantee finding the global optimum




Evaluating a single design point










PSA '17




Exploring the design space






Exploring the design space: GAs



PSA '17




Exploring the design space: GAs




PSA '17

Analyzing the DSE process and its results


- Visualization support for three aspects:
 - Help algorithm developers to find the best optimization algorithm for their specific problem
 - Help designers to analysis the DSE results
 - Help decision makers to choose the most preferred solution




Analyzing the DSE process and its results (cont'd)




Analyzing the DSE process and its results (cont'd)



Analyzing the DSE process and its results (cont'd)




- For example, making the search process aware of "mapping symmetries"
 - GA encoding: [0,1,2,3,0,0]



- A "Mapping distance" (δ) metric to maintain diversity and prevent evaluating duplicates
 - $\delta(a,a) = 0$ (equality)
 - $\delta(a,b) = \#$ transformations needed to achieve equality
 - $\delta([0,1,2,3,0,0], [0,1,0,0,2,3]) = 4$

- For example, making the search process aware of "mapping symmetries"
 - GA encoding: [0,1,2,3,0,0]


δ = 1



- A "Mapping distance" (δ) metric to maintain diversity and prevent evaluating duplicates
 - $\delta(a,a) = 0$ (equality)
 - $\delta(a,b) = \#$ transformations needed to achieve equality
 - $\delta([0,1,2,3,0,0], [0,1,0,0,2,3]) = 4$

- For example, making the search process aware of "mapping symmetries"
 - GA encoding: [0,1,2,3,0,0]


δ = 2



- A "Mapping distance" (δ) metric to maintain diversity and prevent evaluating duplicates
 - $\delta(a,a) = 0$ (equality)
 - $\delta(a,b) = \#$ transformations needed to achieve equality
 - $\delta([0,1,2,3,0,0], [0,1,0,0,2,3]) = 4$


- For example, making the search process aware of "mapping symmetries"
 - GA encoding: [0,1,2,3,0,0]

δ = 3



- A "Mapping distance" (δ) metric to maintain diversity and prevent evaluating duplicates
 - $\delta(a,a) = 0$ (equality)
 - $\delta(a,b) = \#$ transformations needed to achieve equality
 - $\delta([0,1,2,3,0,0], [0,1,0,0,2,3]) = 4$


- For example, making the search process aware of "mapping symmetries"
 - GA encoding: [0,1,2,3,0,0]



- A "Mapping distance" (δ) metric to maintain diversity and prevent evaluating duplicates
 - $\delta(a,a) = 0$ (equality)
 - $\delta(a,b) = \#$ transformations needed to achieve equality
 - $\delta([0,1,2,3,0,0], [0,1,0,0,2,3]) = 4$

A small example

- II-process application, 4-processor crossbar architecture
- Design space: 4¹¹ = 4M design points (175275 unique)
- Summary of results of repeated GA experiments (dominating lines show better GA performance)



Multi-functional embedded systems

- Modern embedded systems need to support multiple applications and standards
- Multiple applications can be active simultaneously, contending for system resources
- Application workload may change over time

 \checkmark System demands change over time


Multi-functional embedded systems

- Modern embedded systems need to support multiple applications and standards
- Multiple applications can be active simultaneously, contending for system resources
- Application workload may change over time


 \checkmark System demands change over time

How to perform DSE for multi-application workloads? How to deal with dynamic workload behavior?


DSE for multi-application systems: scenario-based DSE



Scenarios: they are exponential




Scenarios: they are exponential




PSA '17

Scenarios: they are exponential



Scenario-based DSE



PSA '17

The need for system adaptivity


- Cope with changing (demands of) application workloads
- Dynamic QoS management allowing to trade off different system qualities like performance, precision and power consumption
- Cope with transient and/or permanent system faults

The need for system adaptivity


- Cope with changing (demands of) application workloads
- Dynamic QoS management allowing to trade off different system qualities like performance, precision and power consumption
- Cope with transient and/or permanent system faults
- Types of adaptivity:
 - Component reconfiguration (e.g., DVFS, reconfigurable HW, reconfigurable network, etc.)
 - Run-time (re-)mapping of application tasks

Run-time adaptive systems

Design-time optimization



Run-time reconfiguration



Adaptive MPSoCs

- Re-mapping (migration) of tasks not always beneficial!
 - Dependent on workload scenario duration


Adaptive MPSoCs

- Re-mapping (migration) of tasks not always beneficial!
 - Dependent on workload scenario duration
- This leads to a need for adaptivity throttling
 - Predict whether or not it is beneficial to re-map


 $(T_{Current_mapping} - T_{New_mapping})^*$ duration > overhead of remapping

Adaptive MPSoCs

- Re-mapping (migration) of tasks not always beneficial!
 - Dependent on workload scenario duration
- This leads to a need for adaptivity throttling
 - Predict whether or not it is beneficial to re-map



Incorporating additional optimization objectives




Reliability-aware DSE

Incorporating fault-tolerance as design objective

Reliability-aware DSE


Incorporating fault-tolerance as design objective



Reliability-aware DSE

Incorporating fault-tolerance as design objective

- Detection
- Recovery
 - E.g. trade-off checkpoint overhead / restart overhead
- Design options
 - Different effects on reliability
 - Affects other objectives (like performance, power and costs)



[CODES+ISSS'12]

Security-aware DSE?

- Increasing ubiquity and connectivity of embedded systems → security!
- At this moment, security mostly an afterthought in the design process
- Security must be an objective in early DSE!
 - Security mechanisms affect other design objectives

Security-aware DSE?

- Increasing ubiquity and connectivity of embedded systems → security!
- At this moment, security mostly an afterthought in the design process
- Security must be an objective in early DSE!
 - Security mechanisms affect other design objectives

BIG CHALLENGE: how do you quantify the level of security?