Abstract
We model micro-architectures with non-pipelined instruction processing
and pipelined instruction processing, using Maurer machines, basic
thread algebra and program algebra.
We show that stored programs are executed as intended with these
micro-architectures.
We believe that this work provides a new mathematical approach to model
micro-architectures and to verify their correctness and anticipated
speed-up results.
Preprint available here.