Maurer Computers with Single-Thread Control

J.A. Bergstra† and C.A. Middelburg‡

Programming Research Group
University of Amsterdam
P.O. Box 41882, 1009 DB Amsterdam, the Netherlands
J.A.Bergstra@uva.nl, C.A.Middelburg@uva.nl

Abstract. We investigate basic issues concerning stored threads and their execution, building upon Maurer’s model for computers and the thread algebra of Bergstra et al. We show among other things that a single thread can control the execution on a Maurer machine of any executable finite-state thread stored in the memory of the Maurer machine. We also relate stored threads with programs as considered in the program algebra of Bergstra et al. The work is intended as a preparation for the development of a formal approach to model micro-architectures and to verify their correctness and anticipated speed-up results.

Keywords: Maurer computer, thread algebra, stored thread, execution, control thread, program algebra

1. Introduction

In this paper, we study the feasibility of an approach based on Maurer machines and Basic Thread Algebra (BTA) to model micro-architectures and to verify their correctness and anticipated speed-up results. In particular, we investigate basic issues concerning stored threads and their execution.

Maurer machines are based on a model for computers proposed by Maurer in [19], a paper from 40 years ago. Maurer’s model for computers is quite different from the well-known models such as register...
machines, multi-stack machines and Turing machines (see e.g. [17]). The strength of Maurer’s model is that it is close to real computers. BTA is a form of process algebra which is introduced in [6] under the name Basic Polarized Process Algebra (BPPA). It is a form of process algebra which is tailored to the description of the behaviour of deterministic sequential programs under execution. The behaviours concerned are called threads. To make it possible that threads direct a Maurer machine in performing operations on its state, BTA is extended in this paper with, for each Maurer machine, an apply operator. Applying a thread to a Maurer machine amounts to generating a sequence of state changes according to the operations that the Maurer machine associates with the basic actions performed by the thread.

Why did we choose to use Maurer machines and BTA as the basis of an approach to model micro-architectures? First of all, well-known models for computers, such as register machines, multi-stack machines and Turing machines, are too general for our purpose. Unlike Maurer’s model for computers, those models have little in common with real computers. They abstract from many aspects of real computers with which the design of a micro-architectures must deal. Maurer’s model for computers is based on the view that a computer has a memory, the contents of all memory elements make up the state of the computer, the computer processes instructions, and the processing of an instruction amounts to performing an operation on the state of the computer which results in changes of the contents of certain memory elements. The design of micro-architectures must deal with these aspects of computers. Secondly, well-known process algebras, such as ACP [2], CCS [22], and CSP [16], are too general for our purpose as well. BTA has been designed as an algebra of deterministic sequential processes that interact with a machine. In [11], we show that the processes considered in BTA can be viewed as processes that are definable over an extension of ACP with conditions introduced in [9]. However, it is quite awkward to describe and analyze processes of this kind using such a general process algebra.

In this paper, we show step by step that a single thread can control the execution on a Maurer machine of any executable finite-state thread stored in the memory of the Maurer machine. By that we give a theoretical underpinning of basic ideas from the practice of micro-architectures. At the same time, we demonstrate, admittedly by means of a very simple micro-architecture, that a micro-architecture can be taken as a provably correct refinement of a more abstract architecture, possibly an instruction set architecture, when using the approach based on Maurer machines and basic thread algebra. In [8], we make use of the experience gained with the work presented in this paper to model a more advanced micro-architecture, namely a micro-architecture with pipelined instruction processing, and to verify its correctness.

Using some kind of strategic interleaving, several single-thread controlled Maurer machines can be put in parallel, which might be relevant to the design of multiprocessor architectures. Several kinds of strategic interleaving have been elaborated in earlier work, see e.g. [13, 7]. Using the simplest kind of strategic interleaving, called cyclic interleaving, we show also in this paper that finite-state threads of arbitrary size can be dealt with if the Maurer machine on which the execution takes place leaves the fetching of the basic actions to another Maurer machine whose memory size is sufficient for the thread concerned.

We also demonstrate in this paper that there is a close connection between stored threads and PGLD programs. PGLD is one of the program notations based on Program Algebra (PGA) introduced in [6]. It is close to existing assembly languages, and the behaviour of PGLD programs are threads of the kind considered in BTA. What is important for the modelling of micro-architectures is the presence of test and jump instructions in PGLD. The modelling of more advanced micro-architectures must more often than not deal explicitly with test and jump instructions (cf. [8]). This makes stored threads often less adequate
when modelling more advanced micro-architectures. In such cases, conversion from stored threads to stored PGLD programs is a feasible option.

The work presented in this paper, as well as the work presented in [8], has convinced us that a special notation for the description of micro-architectures is desirable. For example, it is annoying that, for each memory element that is not affected by an operation, this must be described explicitly. However, we found that fixing an appropriate notation still requires some significant design decisions.

As mentioned above, Maurer’s model for computers is quite different from Turing’s model. The latter model belongs to the foundations of theoretical computer science, whereas the model used in our approach to model micro-architectures is relatively unknown indeed. In order to acquire more insight into the connections between Turing machines, Maurer computers and real computers, we investigate ways to simulate Turing machines on Maurer computers in [12].

The structure of this paper is as follows. First of all, we review Maurer’s model for computers (Section 2) and BTA (Section 3). Following this, we introduce operators which allow for threads to direct Maurer machines in performing operations on their state (Section 4). After that, we enhance Maurer machines step by step till we have attained the result that a single thread can control the execution on a Maurer machines of any executable finite-state thread stored in the memory of the Maurer machines (Sections 5–8). We demonstrate that such control can be accomplished with a single control operation as well (Section 9). Next, we introduce parallel composition of Maurer machines and cyclic interleaving of threads (Section 10) and show that finite-state threads of arbitrary size can be dealt with (Section 11). Then, we relate PGLD programs to stored threads (Section 12). Finally, we make some concluding remarks (Section 13).

2. Maurer’s Model for Computers

In this section, we shortly review the model for computers proposed by Maurer in [19]. We use the phrase Maurer computer for what is a computer according to Maurer’s definition.

A Maurer computer $C$ consists of the following components:

- a non-empty set $M$;
- a set $B$ with $\text{card}(B) \geq 2$;
- a set $S$ of functions $S : M \rightarrow B$;
- a set $O$ of functions $O : S \rightarrow S$;

and satisfies the following conditions:

- if $S_1, S_2 \in S$, $M' \subseteq M$ and $S_3 : M \rightarrow B$ is such that $S_3(x) = S_1(x)$ if $x \in M'$ and $S_3(x) = S_2(x)$ if $x \notin M'$, then $S_3 \in S$;
- if $S_1, S_2 \in S$, then the set $\{x \in M \mid S_1(x) \neq S_2(x)\}$ is finite.

$M$ is called the memory, $B$ is called the base set, the members of $S$ are called the states, and the members of $O$ are called the operations. It is obvious that the first condition is satisfied if $C$ is complete, i.e. if $S$ is the set of all functions $S : M \rightarrow B$, and that the second condition is satisfied if $C$ is finite, i.e. if $M$ and $B$ are finite sets.
In [19], operations are called instructions. We use the term operation because of the confusion that would otherwise arise with the more established use of the term instruction in the area of computer systems architecture and organization.

The memory of a Maurer computer consists of memory elements which have as contents an element from the base set of the Maurer computer. The contents of all memory elements together make up a state of the Maurer computer. The operations of the Maurer computer transform states in certain ways and thus change the contents of certain memory elements. Thus, a Maurer computer has much in common with a real computer. The first condition on the states of a Maurer computer is a structural condition and the second one is a finite variability condition. The following theorem from [19] gives an interesting characterization of the set of states of a Maurer computer.

**Theorem 2.1.** Let \((M, B, S, O)\) be a Maurer computer, let \(S_0 \in S\), and let \(B_x = \{b \in B \mid \exists S \in S \cdot S(x) = b\}\) for all \(x \in M\). Then \(S\) is the set of all functions \(S : M \rightarrow B\) such that \(S(x) \in B_x\) for all \(x \in M\) and \(\{x \in M \mid S_0(x) \not= S(x)\}\) is finite.

Let \((M, B, S, O)\) be a Maurer computer, and let \(O : S \rightarrow S\). Then the **input region** of \(O\), written \(IR(O)\), and the **output region** of \(O\), written \(OR(O)\), are the subsets of \(M\) defined as follows:

\[
OR(O) = \{x \in M \mid \exists S \in S \cdot S(x) \not= O(S(x))\}
\]

\[
IR(O) = \{x \in M \mid \exists S_1, S_2 \in S \cdot (\forall z \in M \setminus \{x\} \cdot S_1(z) = S_2(z) \land \exists y \in OR(O) \cdot O(S_1)(y) \not= O(S_2)(y))\}
\]

\(OR(O)\) is the set of all memory elements that are possibly affected by \(O\); and \(IR(O)\) is the set of all memory elements that possibly affect elements of \(OR(O)\) under \(O\). The following theorem from [19] gives a fundamental property of the input region and the output region of an operation.

**Theorem 2.2.** Let \((M, B, S, O)\) be a Maurer computer, let \(S_1, S_2 \in S\) and \(O \in O\). Then \(S_1 \upharpoonright IR(O) = S_2 \upharpoonright IR(O)\) implies \(O(S_1) \upharpoonright OR(O) = O(S_2) \upharpoonright OR(O)\).

In words, every operation transforms states that coincide on the input region of the operation to states that coincide on the output region of the operation. The second condition on the states of a Maurer computer is necessary for this property to hold. The first condition on the states of a Maurer computer could be relaxed somewhat (for more details, see [19]).

Let \((M, B, S, O)\) be a Maurer computer, let \(O \in O\), let \(M' \subseteq OR(O)\), and let \(M'' \subseteq IR(O)\). Then the **region affected by \(M''\) under \(O\)**, written \(AR(M'', O)\), and the **region affecting \(M'\) under \(O\)**, written \(RA(M', O)\), are the subsets of \(M\) defined as follows:

\[
AR(M'', O) = \{x \in OR(O) \mid \exists S_1, S_2 \in S \cdot (\forall z \in IR(O) \setminus M'' \cdot S_1(z) = S_2(z) \land O(S_1)(x) \not= O(S_2)(x))\}
\]

\[
RA(M', O) = \{x \in IR(O) \mid AR(\{x\}, O) \cap M' \not= \emptyset\}
\]

1The following precedence conventions are used in logical formulas. Operators bind stronger than predicate symbols, and predicate symbols bind stronger than logical connectives and quantifiers. Moreover, \(\neg\) binds stronger than \(\land\) and \(\lor\), and \(\land\) and \(\lor\) bind stronger than \(\Rightarrow\) and \(\Leftrightarrow\). Quantifiers are given the smallest possible scope.

2We use the notation \(f \upharpoonright D\), where \(f\) is a function and \(D \subseteq dom(f)\), for the function \(g\) with \(dom(g) = D\) such that for all \(d \in dom(g)\), \(g(d) = f(d)\).
AR(\mathcal{M}', O) is the set of all elements of OR(O) that are possibly affected by the elements of \mathcal{M}' under O; and RA(\mathcal{M}', O) is the set of all elements of IR(O) that possibly affect elements of \mathcal{M}' under O.

In [19], Maurer gives many results about the composition of operations, the decomposition of operations and the existence of operations with specified input, output and affected regions. In Appendix A, we summarize the main results. Recently, a revised and expanded version of [19], which includes all the proofs, has appeared in [20].

3. Basic Thread Algebra

In this section, we review Basic Thread Algebra (BTA), a form of process algebra which is tailored to the description of the behaviour of deterministic sequential programs under execution. The behaviours concerned are called threads.

In BTA, it is assumed that there is a fixed but arbitrary set of basic actions \mathcal{A}. BTA has the following constants and operators:

- the deadlock constant D;
- the termination constant S;
- for each \( a \in \mathcal{A} \), a binary postconditional composition operator \( \preceq a \succeq \).

It is assumed that there are infinitely many variables, including \( x \) and \( y \). Terms of BTA are built as usual from these variables and the constants and operators of BTA. We use infix notation for postconditional composition. We introduce action prefixing as an abbreviation: \( a \circ p \), where \( p \) is a term of BTA, abbreviates \( p \preceq a \succeq p \).

The intuition is that each basic action performed by a thread is taken as a command to be processed by the execution environment of the thread. The processing of a command may involve a change of state of the execution environment. On completion of the processing of the command, the execution environment produces a reply value. This reply is either T or F and is returned to the thread concerned. Let \( p \) and \( q \) be closed terms of BTA. Then \( p \preceq a \succeq q \) will perform action \( a \), and after that proceed as \( p \) if the processing of \( a \) leads to the reply T (called a positive reply) and proceed as \( q \) if the processing of \( a \) leads to the reply F (called a negative reply).

A recursive specification over BTA is a set of equations \( E = \{ X = t_X \mid X \in V \} \), where \( V \) is a set of variables and each \( t_X \) is a term of BTA that only contains variables from \( V \). We write \( V(E) \) for the set of all variables that occur on the left-hand side of an equation in \( E \). Let \( t \) be a term of BTA containing a variable \( X \). Then an occurrence of \( X \) in \( t \) is guarded if \( t \) has a subterm of the form \( t' \preceq a \succeq t'' \) containing this occurrence of \( X \). A recursive specification \( E \) is guarded if all occurrences of variables in the right-hand sides of its equations are guarded or it can be rewritten to such a recursive specification using the equations of \( E \). We are only interested in models of BTA in which guarded recursive specifications have unique solutions, such as the projective limit model of BTA presented in [3, 6]. A thread that is the solution of a finite guarded recursive specification over BTA is called a finite-state thread.

We extend BTA with guarded recursion by adding constants for solutions of guarded recursive specifications and axioms concerning those additional constants. For each guarded recursive specification \( E \) and each \( X \in V(E) \), we add a constant standing for the unique solution of \( E \) for \( X \) to BTA. The constant standing for the unique solution of \( E \) for \( X \) is denoted by \( \langle X | E \rangle \). Moreover, we add the axioms
Table 1. Axioms for guarded recursion

\[ \langle X |E \rangle = \langle tX |E \rangle \text{ if } X = tX \in E \text{ RDP} \]

\[ E \Rightarrow X = \langle X |E \rangle \text{ if } X \in V(E) \text{ RSP} \]

Table 2. Approximation induction principle

\[ \bigwedge_{n \geq 0} \pi_n(x) = \pi_n(y) \Rightarrow x = y \text{ AIP} \]

Table 3. Axioms for projection

\[ \pi_0(x) = D \quad \text{P0} \]

\[ \pi_{n+1}(S) = S \quad \text{P1} \]

\[ \pi_{n+1}(D) = D \quad \text{P2} \]

\[ \pi_{n+1}(x \preceq a \succeq y) = \pi_n(x) \preceq a \succeq \pi_n(y) \quad \text{P3} \]

for guarded recursion given in Table 1 to BTA, where we write \( \langle tX |E \rangle \) for \( tX \) with, for all \( X \in V(E) \), all occurrences of \( X \) in \( tX \) replaced by \( \langle X |E \rangle \). In this table, \( X \), \( tX \) and \( E \) stand for an arbitrary variable, an arbitrary term of BTA and an arbitrary guarded recursive specification over BTA, respectively. Side conditions are added to restrict the variables, terms and guarded recursive specifications for which \( X \), \( tX \) and \( E \) stand. The equations \( \langle X |E \rangle = \langle tX |E \rangle \) for a fixed \( E \) express that the constants \( \langle X |E \rangle \) make up a solution of \( E \). The conditional equations \( E \Rightarrow X = \langle X |E \rangle \) express that this solution is the only one.

RDP stands for recursive definition principle and RSP stands for recursive specification principle.

We often write \( X \) for \( \langle X |E \rangle \) if \( E \) is clear from the context. It should be borne in mind that, in such cases, we use \( X \) as a constant.

The projective limit characterization of process equivalence on threads is based on the notion of a finite approximation of depth \( n \). When for all \( n \) these approximations are identical for two given threads, both threads are considered identical. This is expressed by the infinitary conditional equation given in Table 2. Following [3, 6], approximation of depth \( n \) is phrased in terms of a unary projection operator \( \pi_n(\_). \) The projection operators are defined inductively by means of equations P0–P3 given in Table 3. In this table, \( a \) stands for an arbitrary basic action from \( A \) and \( n \) stands for an arbitrary natural number. AIP stands for approximation induction principle.

RDP, RSP and AIP originate from work on ACP [2]. In the setting of ACP, these principles were first formulated in [5]. Like in the setting of ACP, RSP follows from RDP and AIP.

In the structural operational semantics, we represent an execution environment by a function \( \rho : A^+ \rightarrow \{T, F\} \). We write \( E \) for the set of all those functions and \( \mathbb{B} \) for the set \( \{T, F\} \). Given an execution environment \( \rho \) and a basic action \( a \), the derived execution environment \( \frac{\partial}{\partial a} \rho(\alpha) \) is defined by \( \frac{\partial}{\partial a} \rho(\alpha) = \rho((a) \bowtie \alpha) \).

The chosen representation of execution environments is based on the assumption that the reply pro-

\footnote{We write \( \langle \_ \rangle \) for the empty sequence, \( \langle d \rangle \) for the sequence having \( d \) as sole element, and \( \alpha \bowtie \beta \) for the concatenation of finite sequences \( \alpha \) and \( \beta \). We assume the usual laws for concatenation of finite sequences.}
The following transition relations on closed terms of BTA are used in the structural operational semantics of BTA:

- a binary relation $\langle x \downarrow a \uparrow y, \rho \rangle \xrightarrow{a} \langle x, \frac{\partial}{\partial a} \rho \rangle$ for each $a \in \mathcal{A}$ and $\rho, \rho' \in \mathcal{E}$;
- a unary relation $x \downarrow$;
- a unary relation $x \uparrow$;
- a unary relation $x \downarrow$.

The four kinds of transition relations are called the action step, termination, deadlock, and termination or deadlock relations, respectively. They can be explained as follows:

- $\langle p, \rho \rangle \xrightarrow{a} \langle p', \rho' \rangle$: in execution environment $\rho$, thread $p$ can perform action $a$ and after that proceed as thread $p'$ in execution environment $\rho'$;
- $p \downarrow$: thread $p$ cannot but terminate successfully;
- $p \uparrow$: thread $p$ cannot but become inactive;
- $p \downarrow$: thread $p$ cannot but terminate successfully or become inactive.

The termination or deadlock relation is an auxiliary relation used in the transition rules for cyclic interleaving of threads in Section 10.

The structural operational semantics of BTA is described by the transition rules given in Table 4. The transition rules for the constants for solutions of guarded recursive specifications over BTA are given in Table 5. The transition rules for projection are given in Table 6. In these tables, $a$ stands for an arbitrary basic action from $\mathcal{A}$. In Table 5, $X$, $t_X$ and $E$ stand for an arbitrary variable, an arbitrary term of BTA and an arbitrary guarded recursive specification over BTA, respectively. In Table 6, $n$ stands for an arbitrary natural number.

Bisimulation equivalence is defined as follows. A bisimulation is a symmetric binary relation $B$ on closed terms of BTA such that for all closed terms $p$ and $q$ such that $B(p, q)$:
### Table 5. Transition rules for guarded recursion

| $\langle t | E \rangle, \rho \xrightarrow{a} \langle x', \rho' \rangle$ | $X = t_X \in E$ | $\langle t_X | E \rangle \downarrow$ | $X = t_X \in E$ | $\langle t_X | E \rangle \uparrow$ |
|-------------------------------------------------|-----------------|-----------------|-----------------|-----------------|
| $\langle X | E \rangle, \rho \xrightarrow{a} \langle x', \rho' \rangle$ | $X = t_X \in E$ | $\langle X | E \rangle \downarrow$ | $X = t_X \in E$ | $\langle X | E \rangle \uparrow$ |

### Table 6. Transition rules for projection

<table>
<thead>
<tr>
<th>$\langle x, \rho \rangle \xrightarrow{a} \langle x', \rho' \rangle$</th>
<th>$x \downarrow$</th>
<th>$x \uparrow$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\langle \pi_{n+1}(x), \rho \rangle \xrightarrow{a} \langle \pi_n(x'), \rho' \rangle$</td>
<td>$\pi_{n+1}(x) \downarrow$</td>
<td>$\pi_{n+1}(x) \uparrow$</td>
</tr>
</tbody>
</table>

- If $\langle p, \rho \rangle \xrightarrow{a} \langle p', \rho' \rangle$, then there is a $q'$ such that $\langle q, \rho \rangle \xrightarrow{a} \langle q', \rho' \rangle$ and $B(p', q')$;
- If $p \downarrow$, then $q \downarrow$;
- If $p \uparrow$, then $q \uparrow$.

Two closed terms $p$ and $q$ are **bisimulation equivalent**, written $p \leftrightarrow q$, if there exists a bisimulation $B$ such that $B(p, q)$.

Bisimulation equivalence is a congruence with respect to the postconditional composition operators and the projection operators. This follows immediately from the fact that the transition rules for these operators are in the path format (see e.g. [1]). The axioms given in Tables 1–3 are sound with respect to bisimulation equivalence.

Henceforth, we write $T_{\text{finrec}}$ for the set of all terms of BTA with guarded recursion in which no constants $\langle X | E \rangle$ for infinite $E$ occur, and $T_{\text{finrec}}$ for the set of all closed terms of BTA with guarded recursion in which no constants $\langle X | E \rangle$ for infinite $E$ occur. Moreover, we write $T_{\text{finrec}}(A)$, where $A \subseteq A$, for the set of all closed terms from $T_{\text{finrec}}$ that only contain basic actions from $A$.

### 4. Applying Threads to Maurer Machines

In this section, we introduce Maurer machines and add for each Maurer machine $H$ a binary apply operator $\bullet_H$ to BTA. Moreover, we introduce a notion of computation and related notions in the setting of Maurer machines and BTA. The notions concerned will be used in coming proofs.

A **Maurer machine** is a tuple $H = (M, B, S, O, A, \llbracket \cdot \rrbracket)$, where $(M, B, S, O)$ is a Maurer computer and:

- $A \subseteq A$;
- $\llbracket \cdot \rrbracket : A \rightarrow (O \times M)$.

The elements of $A$ are called the **basic actions** of $H$, and $\llbracket \cdot \rrbracket$ is called the **basic action interpretation function** of $H$. $A$ and $\llbracket \cdot \rrbracket$ constitute the interface between the Maurer computer and its environment. The basic action interpretation function of $H$ associates with each basic action of $H$ an operation from $O$ and a memory element from $M$ which are material to the processing of the basic action by $H$. Let $(O_a, m_a) = \llbracket a \rrbracket$ for all $a \in A$. Then the processing of a basic action $a$ by $H$ amount to a state change...
associated with Maurer is defined by the equations given in Table 7 and the rule given in Table 8. In these

\[ \begin{align*}
  x \cdot_H \uparrow & = \uparrow \\
  S \cdot_H S & = S \\
  D \cdot_H S & = \uparrow \\
  (x \preceq a \succeq y) \cdot_H S & = x \cdot_H O_a(S) \quad \text{if } O_a(S)(m_a) = \top \\
  (x \preceq a \succeq y) \cdot_H S & = y \cdot_H O_a(S) \quad \text{if } O_a(S)(m_a) = \bot
\end{align*} \]

Table 8. Rule for divergence

\[ \bigwedge_{n \geq 0} \pi_n(x) \cdot_H S = \uparrow \Rightarrow x \cdot_H S = \uparrow \]

according to the operation \( O_a \). In the resulting state, the reply produced by \( H \) is contained in memory element \( m_a \).

The apply operators associated with Maurer machines are related to the apply operators introduced in [14]. In applying a thread to a Maurer machine, that Maurer machine is taken as the execution environment of the thread. Applying a thread to a Maurer machine amounts to generating a sequence of state changes according to the operations that the Maurer machine associates with the basic actions performed by the thread. Thus, the apply operators allow for threads to transform states of Maurer machines. Such state transformations produce either a state of the Maurer machine concerned or the undefined state \( \uparrow \). It is assumed that \( \uparrow \) is not a state of any Maurer machine. We extend function restriction to \( \uparrow \) by stipulating that \( \uparrow \uparrow M = \uparrow \) for any set \( M \). The first operand of the apply operator \( \cdots \cdot_H \cdots \) associated with Maurer machine \( H = (M, B, S, O, A, \lfloor \_ \rfloor) \) must be a term from \( \mathcal{T}_{\text{finrec}}(A) \) and its second argument must be a state from \( S \cup \{\uparrow\} \).

Let \( H = (M, B, S, O, A, \lfloor \_ \rfloor) \) be a Maurer machine, let \( p \in \mathcal{T}_{\text{finrec}}(A) \), and let \( S \in S \). Then \( p \cdot_H S \) is the state from \( S \) that results if all basic actions performed by thread \( p \) are processed by the Maurer machine \( H \) beginning in state \( S \). If \( p \) is \( S \), then there will be no state change. If \( p \) is \( D \), then the result is \( \uparrow \).

Let \( H = (M, B, S, O, A, \lfloor \_ \rfloor) \) be a Maurer machine, and let \((O_a, m_a) = \lfloor a \rfloor \) for all \( a \in A \). Then the apply operator \( \cdot \cdot_H \cdot \) is defined by the equations given in Table 7 and the rule given in Table 8. In these tables, \( a \) stands for an arbitrary member of \( A \) and \( S \) stands for an arbitrary member of \( S \).

Let \( H = (M, B, S, O, A, \lfloor \_ \rfloor) \) be a Maurer machine, let \( p \in \mathcal{T}_{\text{finrec}}(A) \), and let \( S \in S \). Then \( p \) converges from \( S \) on \( H \) if there exists an \( n \in \mathbb{N} \) such that \( \pi_n(p) \cdot_H S \neq \uparrow \). We say that \( p \) diverges from \( S \) on \( H \) if \( p \) does not converge from \( S \) on \( H \). The rule from Table 8 can be read as follows: if \( x \) diverges from \( S \) on \( H \), then \( x \cdot_H S \) equals \( \uparrow \).

Let \( H = (M, B, S, O, A, \lfloor \_ \rfloor) \) be a Maurer machine, and let \((O_a, m_a) = \lfloor a \rfloor \) for all \( a \in A \). Then the step relation \( \vdash_H \subseteq (\mathcal{T}_{\text{finrec}}(A) \times S) \times (\mathcal{T}_{\text{finrec}}(A) \times S) \) is inductively defined as follows:

- if \( O_a(S)(m_a) = \top \) and \( p = p' \preceq a \succeq p'' \), then \( (p, S) \vdash_H (p', O_a(S)) \);
- if \( O_a(S)(m_a) = \bot \) and \( p = p' \preceq a \succeq p'' \), then \( (p, S) \vdash_H (p'', O_a(S)) \).
In this definition, the occurrence of \( = \) in \( p = p' \leq a \geq p'' \) stands for provable equality. We have that \((p, S) \triangleright_H (p', S')\) implies \( p \cdot_H S = p' \cdot_H S'\).

Let \( H = (M, B, S, O, A, \lfloor \cdot \rfloor) \) be a Maurer machine. Then a full path in \( \_ \vdash_H \_ \) is one of the following:

- a finite path \((p_0, S_0), \ldots, (p_n, S_n)\) in \( \_ \vdash_H \_ \) such that there does not exist a \((p_{n+1}, S_{n+1})\) in \( T_{finrec}(A) \times S\) with \((p_n, S_n) \vdash_H (p_{n+1}, S_{n+1})\);

- an infinite path \((\langle p_0, S_0 \rangle, \langle p_1, S_1 \rangle, \ldots)\) in \( \_ \vdash_H \_ \).

Moreover, let \( p \in T_{finrec}(A) \), and let \( S \in S\). Then the full path of \((p, S)\) on \( H\) is the unique full path in \( \_ \vdash_H \_ \) from \((p, S)\). If \( p\) converges from \( S\) on \( H\), then the full path of \((p, S)\) on \( H\) is called the computation of \((p, S)\) on \( H\).

Let \( H = (M, B, S, O, A, \lfloor \cdot \rfloor) \) be a Maurer machine, and let \( p \in T_{finrec}(A) \) and \( S \in S\) be such that \( p\) converges from \( S\) on \( H\). Then we write \( \Pi_H(p, S)\) for the least \( n \in \mathbb{N}\) such that \( \pi_n(p) \cdot_H S \neq \cdot\). The computation of \((p, S)\) on \( H\) is a full path of length \( \Pi_H(p, S)\) from \((p, S)\) to \((S, p \cdot_H S)\). So, although \( \Pi_H(p, S)\) is not defined in terms of the computation of \((p, S)\) on \( H\), it is the length of the computation of \((p, S)\) on \( H\).

### 5. Executing Stored Basic Actions

We enhance Maurer machines step by step till we have attained the result that a single control thread can control the execution on a Maurer machine of any executable finite-state thread stored in the memory of the Maurer machine. In this section, we enhance Maurer machines such that processing of a basic action performed by a thread amounts to first storing it in a special memory element and then executing the operation associated with the basic action stored in that special memory element. However, the thread concerned is not stored in the memory of those Maurer machines. Moreover, storing and executing basic actions cannot be controlled by a single control thread. In Section 7, we enhance Maurer machines further such that storing and executing basic actions can be controlled by a single control thread. In Section 8, we enhance them still further such that they can handle stored threads.

We enhance Maurer machines by extending the memory with a basic action register (bar) and a reply register (rr), and the operation set with a store operation for each action \( a \) of the original Maurer machine \((O_{store:a})\) and an execute stored basic action operation \((O_{esba})\). Moreover, we replace the basic actions of the original Maurer machine by a basic action \( store:a \) for each action \( a \) of the original Maurer machine and \( exsba \). Those basic actions are associated with the operations \( O_{store:a} \) and \( O_{esba} \), respectively. The resulting Maurer machines are called SBA-enhancements. SBA stands for stored basic action.

On the SBA-enhancement of a Maurer machine \( H\), processing of a basic action performed by a thread \( p\) amounts to first storing it in the special memory element bar and then executing the operation associated with the basic action stored in bar. For storing basic actions in bar and executing basic actions stored in bar, the special basic actions \( store:a \) and \( exsba \) are introduced. Thus, processing can be brought under control of a variant of the thread \( p\), viz. the thread obtained by applying the transformation \( \phi\), which is defined after the precise definition of an SBA-enhancement, to \( p\).

Let \( A \subset A\) be such that for all \( a \in A\), \( store:a \notin A\). Then it is assumed that \( store:a \notin A\) for all \( a \in A\). Moreover, it is assumed that \( exsba \subset A\).
Let $H = (M, B, S, O, A, \lfloor \_ \rfloor)$ be a Maurer machine with $\text{bar}, \text{rr} \not\in M$, $\text{store}: a \not\in A$ for all $a \in A$ and $\text{exsba} \not\in A$, and let $\langle O_a, m_a \rangle = \lfloor a \rfloor$ for all $a \in A$. Then the SBA-enhancement of $H$ is the Maurer machine $(M', B', S', O', A', \lfloor \_ \rfloor')$ such that

$$M' = M \cup \{ \text{bar}, \text{rr} \}, \quad B' = B \cup A \cup \mathbb{B},$$

$$S' = \{ S': M' \rightarrow B' \mid S' \cap M \in S \wedge S'(\text{bar}) \in A \wedge S'(\text{rr}) \in \mathbb{B} \},$$

$$O' = \{ O': S' \rightarrow S' \mid \exists O \in \mathcal{O}, \forall S' \in S', \quad (O'(S') \cap M = O(S' \cap M) \wedge O'(S') \cap (M' \setminus M) = S' \cap (M' \setminus M)) \}
\cup \{ O_{\text{store}, a} \mid a \in A \} \cup \{ O_{\text{exsba}} \},$$

$$A' = \{ \text{store}: a \mid a \in A \} \cup \{ \text{exsba} \},$$

$$\lfloor a \rfloor' = (O_a, \text{rr}) \quad \text{for all } a \in A'.$$

Here, for each $a \in A$, $O_{\text{store}, a}$ is the unique function from $S'$ to $S'$ such that for all $S' \in S'$:

$$O_{\text{store}, a}(S') \cap M = S' \cap M,$$

$$O_{\text{store}, a}(S')(\text{bar}) = a,$$

$$O_{\text{store}, a}(S')(\text{rr}) = S'(\text{rr});$$

and $O_{\text{exsba}}$ is the unique function from $S'$ to $S'$ such that for all $S' \in S'$:

$$O_{\text{exsba}}(S') \cap M = O_{S'(\text{bar})}(S' \cap M),$$

$$O_{\text{exsba}}(S')(\text{bar}) = S'(\text{bar}),$$

$$O_{\text{exsba}}(S')(\text{rr}) = O_{S'(\text{bar})}(S' \cap M)(m_{S'(\text{bar})}).$$

Because the memory is extended with only finitely many memory elements and the contents of each of those memory elements is not restricted by the contents of other memory elements, it is easy to check that an SBA-enhancement of a Maurer machine is a Maurer machine indeed. The same remark applies to all subsequent enhancements as well.

The transformation function $\phi$ on $T_{\text{finrec}}$ is inductively defined as follows:

$$\phi(X) = X,$$

$$\phi(S) = S,$$

$$\phi(D) = D,$$

$$\phi(t_1 \leq a \geq t_2) = \text{store}: a \circ (\phi(t_1) \leq \text{exsba} \geq \phi(t_2)),$$

$$\phi(\langle X_0, \{X_0 = t_0, \ldots, X_n = t_0\} \rangle) = \langle X_0, \{X_0 = \phi(t_0), \ldots, X_n = \phi(t_n)\} \rangle.$$
Proof:
Let \((O_a, m_a) = \llbracket a \rrbracket\) for all \(a \in A\), and let \((O_a, \tau_r) = \llbracket a \rrbracket'\) for all \(a \in A'\). It is easy to see that for all \(a \in A\) and \(S' \in S':\)

\[
\begin{align*}
O_a(S' | M) &= O_{\text{exsba}}(O_{\text{store};a}(S')) | M, \\
O_a(S' | M)(m_a) &= O_{\text{exsba}}(O_{\text{store};a}(S'))(\tau_r).
\end{align*}
\]

(1) (2)

In the case where \(p\) converges from \(S'_0 \mid M\) on \(H\), it is easy to prove the theorem by induction on \(\|(p, S'_0 \mid M)\|_H\), using equations (1) and (2). In the case where \(p\) diverges from \(S'_0 \mid M\) on \(H\), the theorem follows immediately from the claim that in this case \(\pi_n(p) \bullet_H (S'_0 \mid M) = (\pi_{2n}(\phi(p)) \bullet_H S'_0) \mid M\) for all \(n \in \mathbb{N}\). This claim is easily proved by induction on \(n\), using equations (1) and (2).

In subsequent sections, we will introduce several other kinds of enhancement of Maurer machines based on the idea that processing of a basic action performed by a thread \(p\) amounts to first storing it in a special memory element and then executing the operation associated with the basic action stored in that special memory element. However, for each of those other kinds, processing can be brought under control of a single special thread. This is in most cases accomplished by storing a representation of the thread \(p\) in a part of the memory of the enhanced Maurer machine.

6. Representation of Threads

In this section, we make precise how to represent threads in the memory of a Maurer machine.

It is assumed that a fixed but arbitrary finite set \(M_{\text{thr}}\) and a fixed but arbitrary bijection \(m_{\text{thr}}: [0, \text{card}(M_{\text{thr}}) - 1] \rightarrow M_{\text{thr}}\) have been given. \(M_{\text{thr}}\) is called the thread memory. We write \(\text{size}(M_{\text{thr}})\) for \(\text{card}(M_{\text{thr}})\). Let \(n, n' \in [0, \text{size}(M_{\text{thr}}) - 1]\) be such that \(n \leq n'\). Then, we write \(M_{\text{thr}}[n]\) for \(M_{\text{thr}}(n)\), and \(M_{\text{thr}}[n, n']\) for \(\{m_{\text{thr}}(k) \mid n \leq k \leq n'\}\).

The thread memory is a memory whose elements can be addressed by means of elements of the set \([0, \text{size}(M_{\text{thr}}) - 1]\). We write \(M_{\text{thr}}[n]\) for \([0, \text{size}(M_{\text{thr}}) - 1]\).

The thread memory elements are meant for containing the representations of nodes that form part of a simple graph representation of a thread. Here, the representation of a node is either \(S, D\) or a triple consisting of a basic action and two natural numbers addressing thread memory elements containing representations of other nodes.

Let \(n, n' \in M_{\text{thr}}\) be such that \(n \leq n'\). Then, we write \(B_{\text{thr}}[n, n']\) for \([S, D] \cup ([n, n'] \times A \times [n, n'])\). We write \(B_{\text{thr}}\) for \(B_{\text{thr}}[0, \text{size}(M_{\text{thr}}) - 1]\). \(B_{\text{thr}}\) is called the thread memory base set. We write \(S_{\text{thr}}\) for the set of all functions \(S_{\text{thr}}: \mathbb{N} \rightarrow B_{\text{thr}}\).

Let \(p \in T_{\text{finrec}}\). Then the set of nodes of the graph representation of \(p\), written \(\text{Nodes}(p)\), is the smallest subset of \(T_{\text{finrec}}\) such that:

- \(p \in \text{Nodes}(p)\);
- if \(p' \leq a \triangleright q' \in \text{Nodes}(p)\), then \(p', q' \in \text{Nodes}(p)\);
- if \(\langle X_0 | \{ X_0 = t_0, \ldots, X_n = t_n \}\rangle \in \text{Nodes}(p)\) and \(\langle t_0 | \{ X_0 = t_0, \ldots, X_n = t_n \}\rangle \equiv p' \leq a \triangleright q'\), then \(p', q' \in \text{Nodes}(p)\).
We write \( \text{size}(p) \) for \( \text{card}(\text{Nodes}(p)) \).

It is assumed that for all \( p \in \mathcal{T}_{\text{inrec}} \), a fixed but arbitrary bijection \( \text{node}_p : [0, \text{size}(p) - 1] \to \text{Nodes}(p) \) with \( \text{node}_p(0) = p \) has been given.

Let \( p \in \mathcal{T}_{\text{inrec}} \) be such that \( \text{size}(p) \leq \text{size}(M_{\text{thr}}) \). Then the stored graph representation of \( p \), written \( s_{\text{thr}}(p) \), is the unique function \( s_{\text{thr}} : M_{\text{thr}}[0, \text{size}(p) - 1] \to \mathcal{B}_{\text{thr}}[0, \text{size}(p) - 1] \) such that for all \( n \in [0, \text{size}(p) - 1] \), \( s_{\text{thr}}(M_{\text{thr}}[n]) = \text{nrepr}_p(\text{node}_p(n)) \), where the function \( \text{nrepr}_p : \text{Nodes}(p) \to \mathcal{B}_{\text{thr}}[0, \text{size}(p) - 1] \) is defined as follows:

\[
\begin{align*}
\text{nrepr}_p(S) &= S, \\
\text{nrepr}_p(D) &= D, \\
\text{nrepr}_p(p' \leq a \geq q') &= (\text{node}_p^{-1}(p'), a, \text{node}_p^{-1}(q')), \\
\text{nrepr}_p((X_0 = t_0, \ldots, X_n = t_n)) &= \text{nrepr}_p((t_0|\{X_0 = t_0, \ldots, X_n = t_n\})).
\end{align*}
\]

We call \( s_{\text{thr}}(p) \) a stored thread.

Notice that \( s_{\text{thr}}(p) \) is not defined for \( p \) with \( \text{size}(p) > \text{size}(M_{\text{thr}}) \). The size of the thread memory restricts the threads that can be stored.

In [6], program algebra and a hierarchy of program notations for finite-state threads rooted in program algebra are introduced. The lower-level program notations, which are close to existing assembly languages and bring with them test and jump instructions, permit a more efficient stored representation of threads than the one obtained by \( s_{\text{thr}} \). In Section 12, we discuss the connection between stored threads and programs in such a program notation.

7. **No Stored Threads, but a Single Control Thread**

In this section, we enhance Maurer machines such that storing and executing basic actions can be controlled by a single control thread. In Section 8, we enhance them further such that they can handle stored threads as well. The purpose of this section is to demonstrate that control of the execution of any executable finite-state thread by a single control thread is possible without storing the thread to be executed.

We enhance Maurer machines by extending the memory with a node register \( (\text{nr}) \), a basic action register \( (\text{bar}) \) and a reply register \( (\text{rr}) \), and the operation set with a halt operation \( (\text{Ohalt}) \), two fetch operations \( (\text{Ofetch:T, Ofetch:F}) \) and an execute stored basic action operation \( (\text{Oesba}) \). Moreover, we replace the basic actions of the original Maurer machine by basic actions halt, fetch:T, fetch:F and esba, with which the operations \( \text{Ohalt}, \text{Ofetch:T}, \text{Ofetch:F} \) and \( \text{Oesba} \) are associated. The resulting Maurer machines are called SBA'-enhancements.

The node register \( \text{nr} \) of an SBA'-enhancement for a thread \( p \) is meant for containing the number that corresponds to the node of the graph representation of \( p \) from which most recently a basic action has been fetched. That node, together with the reply produced on completion of the execution of the basic action concerned, determines the node from which next time a basic action must be fetched. To indicate that no basic action has been fetched yet, \( \text{nr} \) must initially contain \(-1\). The number corresponding to the node from which the first time a basic action must be fetched, i.e. the root, is \( 0 \). The operation \( \text{Ofetch:r} \) fetches the basic action from thread \( p \) that must be executed next if the reply produced on completion of the execution of the last fetched basic action is \( r \). The operation \( \text{Oesba} \) executes the last fetched basic
action. The operation \( O_{\text{halt}} \) produces the reply \( T \) if \( p \) terminates successfully after performing the last fetched basic action, and the reply \( F \) otherwise.

In the definition of an \( \text{SBA}' \)-enhancement of a Maurer machine given below, \( \text{nrepr}_p(n) \), where \( n \in [0, \text{size}(p) - 1] \), abbreviates \( \text{nrepr}_p(\text{node}_p(n)) \).

It is assumed that \( \text{halt} \in A \), that \( \text{fetch}_{r} \in A \) for all \( r \in \mathbb{B} \), and that \( \text{exsba} \in A \).

Let \( H = (M, B, S, O, A, [\cdot]) \) be a Maurer machine with nr, bar, rr \( \not\in M \), halt \( \not\in A \), fetch:_r \( \not\in A \) for all \( r \in \mathbb{B} \) and exsba \( \not\in A \), and let \( (O_a, m_a) = \{ a \} \) for all \( a \in A \). Let also \( p \in T_{\text{finite}}(A) \). Then the \( \text{SBA}'\)-enhancement of \( H \) for \( p \) is the Maurer machine \( H' = (M', B', S', O', A', [\cdot]) \) such that

\[
M' = M \cup \{ \text{nr}, \text{bar}, \text{rr} \},
B' = B \cup [-1, \text{size}(p) - 1] \cup A \cup \mathbb{B},
S' = \{ S' : M' \to B' \mid S' \upharpoonright M \in S \land
S'(\text{nr}) \in [-1, \text{size}(p) - 1] \land S'(\text{bar}) \in A \land S'(\text{rr}) \in \mathbb{B} \},
\]

\[
O' = \{ O' : S' \to S' \mid \exists O \in O \cdot \forall S' \in S' \cdot
(O'(S') \upharpoonright M = O(S' \upharpoonright M) \land O'(S') \upharpoonright (M' \setminus M) = S' \upharpoonright (M' \setminus M))
\}
\cup \{ O_{\text{halt}} \} \cup \{ O_{\text{fetch}_{r}} \mid r \in \mathbb{B} \} \cup \{ O_{\text{exsba}} \},
\]

\[
A' = \{ \text{halt} \} \cup \{ \text{fetch}_{r} \mid r \in \mathbb{B} \} \cup \{ \text{exsba} \},
[a]' = (O_a, m_a) \quad \text{for all } a \in A'.
\]

Here, \( O_{\text{halt}} \) is the unique function from \( S' \) to \( S' \) such that for all \( S' \in S' \):

\[
O_{\text{halt}}(S')(S') \upharpoonright M = S' \upharpoonright M,
O_{\text{halt}}(S')(\text{nr}) = S'(\text{nr}),
O_{\text{halt}}(S')(\text{bar}) = S'(\text{bar}),
O_{\text{halt}}(S')(\text{rr}) = T \quad \text{if } \text{node}_p(S'(\text{nr})) \in S,
O_{\text{halt}}(S')(\text{rr}) = F \quad \text{if } \text{node}_p(S'(\text{nr})) \not\in S;
\]

for each \( r \in \mathbb{B} \), \( O_{\text{fetch}_{r}} \) is the unique function from \( S' \) to \( S' \) such that for all \( S' \in S' \):

\[
O_{\text{fetch}_{r}}(S')(S') \upharpoonright M = S' \upharpoonright M,
O_{\text{fetch}_{r}}(S')(\text{nr}) = \text{nrepr}(S', r),
O_{\text{fetch}_{r}}(S')(\text{bar}) = \pi_2(\text{nrepr}_p(\text{nrepr}(S', r))) \quad \text{if } \text{node}_p(\text{nrepr}(S', r)) \not\in \{ S, D \},
O_{\text{fetch}_{r}}(S')(\text{bar}) = S'(\text{bar}) \quad \text{if } \text{node}_p(\text{nrepr}(S', r)) \in \{ S, D \},
O_{\text{fetch}_{r}}(S')(\text{rr}) = T \quad \text{if } \text{node}_p(\text{nrepr}(S', r)) \not\in \{ S, D \},
O_{\text{fetch}_{r}}(S')(\text{rr}) = F \quad \text{if } \text{node}_p(\text{nrepr}(S', r)) \in \{ S, D \},
\]

where \( \text{nrepr} : S' \times \mathbb{B} \to [0, \text{size}(p) - 1] \) is defined as follows:

\[
\text{nrepr}(S', T) = \pi_1(\text{nrepr}_p(S'(\text{nr}))) \quad \text{if } S'(\text{nr}) \neq -1 \land \text{node}_p(S'(\text{nr})) \not\in \{ S, D \},
\]

\[
\text{nrepr}(S', F) = \pi_2(\text{nrepr}_p(S'(\text{nr}))) \quad \text{if } S'(\text{nr}) \neq -1 \land \text{node}_p(S'(\text{nr})) \not\in \{ S, D \},
\]

\[
\text{nrepr}(S', r) = S'(\text{nr}) \quad \text{if } S'(\text{nr}) \neq -1 \land \text{node}_p(S'(\text{nr})) \in \{ S, D \},
\]

\[
\text{nrepr}(S', r) = 0 \quad \text{if } S'(\text{nr}) = -1;
\]

\(^4\)Holding on to the usual conventions leads to a double use of \( \pi_n \): it is used as one of the projection operators introduced in Section 3, and it is used to denote the \( n \)-th projection function associated with some cartesian product. It is always clear from the context how it is used.
and $O_{\text{exsba}}$ is the unique function from $S'$ to $S'$ such that for all $S' \in S'$:

$$
\begin{align*}
O_{\text{exsba}}(S') \upharpoonright M &= O_{S'(\text{bar})}(S' \upharpoonright M), \\
O_{\text{exsba}}(S')(\text{nr}) &= S'(\text{nr}), \\
O_{\text{exsba}}(S')(\text{bar}) &= S'(\text{bar}), \\
O_{\text{exsba}}(S')(\text{rr}) &= O_{S'(\text{bar})}(S' \upharpoonright M)(m_{S'(\text{bar})}).
\end{align*}
$$

To control the execution of a thread, we introduce below a control thread $CT$. Preceding that, we sketch the behaviour of $CT$.

$CT$ fetches the next basic action from the thread being executed in accordance with the reply produced on completion of the execution of the last fetched basic action. If that succeeds, then $CT$ first executes that basic action and next returns to fetching the next basic action. Otherwise, the thread being executed has come to an end and $CT$ comes to an end accordingly. In case no basic action has been fetched yet, $CT$ fetches a basic action as if the reply $T$ was produced.

The guarded recursive specification of $CT$ consists of the following equations:

$$
CT = (CT \leq \text{exsba} \geq CT') \leq \text{fetch}: T \geq (S \leq \text{halt} \geq D), \\
CT' = (CT \leq \text{exsba} \geq CT') \leq \text{fetch}: F \geq (S \leq \text{halt} \geq D).
$$

Applying thread $p$ to a state of Maurer machine $H$ has the same effect as applying control thread $CT$ to the corresponding state of the SBA'-enhancement of $H$ for $p$. This is stated rigorously in the following theorem.

**Theorem 7.1. (SBA'-enhancement)**

Let $H' = (M', B', S', O', A', [, ])$ be the SBA'-enhancement of $H = (M, B, S, O, A, [ , ])$ for $p \in T_{\text{finrec}}(A)$, and let $S'_0 \in S'$ be such that $S'_0(\text{nr}) = -1$. Then $p \bullet_{H'}(S'_0 \upharpoonright M) = (CT \bullet_{H'} S'_0) \upharpoonright M$.

**Proof:**

Let $(O_a, m_a) = [a]$ for all $a \in A$, and let $(O_a, rr) = [a]'$ for all $a \in A'$. Then it is easy to see that for all $S' \in S'$ with $\text{node}_p(\text{nnn}(S', S'(rr))) \notin \{S, D\}$:

$$
\begin{align*}
O_a(S' \upharpoonright M) &= O_{\text{exsba}}(O_{\text{fetch}; r}(S')) \upharpoonright M, \\
O_a(S' \upharpoonright M)(m_a) &= O_{\text{exsba}}(O_{\text{fetch}; r}(S'))(rr),
\end{align*}
$$

where $a = \pi_2(\text{nrepr}_p(\text{node}_p(\text{nnn}(S', S'(rr))))))$ and $r = S'(rr)$.

Let $(p'_n, S'_n)$ be the $n+1$-th element in the full path of $(CT, S'_0)$ on $H'$. Then it is easy to prove by induction on $n$ that

$$
\begin{align*}
p'_{2n+2} &= CT \quad \text{if } S'_{2n+1}(rr) = T \land S'_{2n+2}(rr) = T, \\
p'_{2n+2} &= CT' \quad \text{if } S'_{2n+1}(rr) = T \land S'_{2n+2}(rr) = F, \\
p'_{2n+2} &= S \quad \text{if } S'_{2n+1}(rr) = F \land S'_{2n+2}(rr) = T, \\
p'_{2n+2} &= D \quad \text{if } S'_{2n+1}(rr) = F \land S'_{2n+2}(rr) = F.
\end{align*}
$$

(if $2n + 2 < \| (CT, S'_0) \|_{H'}$ in case $CT$ converges from $S'_0$ on $H'$). Moreover, let $(p_n, S_n)$ be the $n+1$-th element in the full path of $(p, S'_0 \upharpoonright M)$ on $H$. Then, using (3), (4) and (5), it is straightforward to prove by induction on $n$ that:
• $p_n$ is represented by the part of the graph representation of $p$ whose root is $node_p (nn (S'_{2n}, S'_{2n} (rr)))$;

• $S_n = S'_{2n} \upharpoonright M$

(if $n < \| (p, S'_0 \upharpoonright M) \|_H$ in case $p$ converges from $S'_0 \upharpoonright M$ on $H$). From this, the theorem follows immediately. \hfill $\Box$

The SBA'-enhancements of a Maurer machine for different threads have different fetch operations. That is why SBA'-enhancements are inflexible from a practical point of view: it is virtually impossible to change an operation available on a real machine. On the other hand, it is easy to change the stored thread present in the memory of a real machine.

8. Fetching Basic Actions from a Stored Thread

In this section, we enhance Maurer machines such that a single control thread can control the execution on a Maurer machine of any executable finite-state thread stored in the memory of the Maurer machine.

We enhance Maurer machines by extending the memory with a thread memory ($M_{th}$), a thread location register ($tlr$), a basic action register ($bar$) and a reply register ($rr$), and the operation set with a halt operation ($O_{halt}$), two fetch operations ($O_{fetch:T}$, $O_{fetch:F}$) and an execute stored basic action operation ($O_{exsba}$). Moreover, we replace the basic actions of the original Maurer machine by basic actions halt, fetch:T, fetch:F and exsba, with which the operations $O_{halt}$, $O_{fetch:T}$, $O_{fetch:F}$ and $O_{exsba}$ are associated. The resulting Maurer machines are called ST-4O-enhancements. ST stands for stored thread and 4O indicates that there are four control operations available. The operations associated with basic actions halt, fetch:T, fetch:F and exsba in ST-4O-enhancements differ from the operations associated with those basic actions in SBA'-enhancements.

The thread location register $tlr$ is meant for containing the address of the thread memory element from which most recently a basic action has been fetched. The contents of that thread memory element, together with the reply produced on completion of the execution of the basic action concerned, determines the thread memory element from which next time a basic action must be fetched. To indicate that no basic action has been fetched yet, $tlr$ must initially contain $-1$. The thread memory element from which the first time a basic action must be fetched is the one at address 0. For a given thread $p$, the operations $O_{halt}$, $O_{fetch:T}$, $O_{fetch:F}$ and $O_{exsba}$ have essentially the same effect on an ST-4O-enhancement of a Maurer machine and an SBA'-enhancement of the same Maurer machine for $p$ if the thread memory of the ST-4O-enhancement contains $s_{th}(p)$. The main difference is that the effects of $O_{fetch:T}$ and $O_{fetch:F}$ on the ST-4O-enhancement are obtained by actually fetching basic actions from a stored graph representation of $p$ in its thread memory, whereas on the SBA'-enhancement the effects that look to be obtained by fetching are fully embedded in the operations.

Let $H = (M, B, S, O, A, [\_])$ be a Maurer machine with $M_{th} \not\subseteq M$, $tlr, bar, rr \not\subseteq M$, $halt \not\in A$, fetch:$r \not\in A$ for all $r \in B$ and exsba $\not\in A$, and let $(O_a, m_a) = [a]$ for all $a \in A$. Then the ST-4O-
enhancement of $H$ is the Maurer machine $H' = (M', B', S', O', A', [\cdot])$ such that

$$M' = M \cup M_{\text{thr}} \cup \{ \text{tlr, bar, rr} \},$$

$$B' = B \cup B_{\text{thr}} \cup MA_{\text{thr}} \cup \{-1\} \cup A \cup B,$$

$$S' = \{ S' : M' \to B' | S' \upharpoonright M \in S \land S' \upharpoonright M_{\text{thr}} \in S_{\text{thr}} \land$$

$$S'(\text{tlr}) \in MA_{\text{thr}} \cup \{-1\} \land S'(\text{bar}) \in A \land S'(\text{rr}) \in B \},$$

$$O' = \{ O : S' \to S' | \exists O \in O \cup S' \in S' \bullet$$

$$(O'(S') \upharpoonright M = O(S' \upharpoonright M) \land O'(S') \upharpoonright (M' \setminus M) = S' \upharpoonright (M' \setminus M)) \}$$

$$\cup \{ O_{\text{halt}} \cup O_{\text{fetch,r}} | r \in B \} \cup \{ O_{\text{exsba}} \},$$

$$A' = \{ \text{halt} \} \cup \{ \text{fetch,r} | r \in B \} \cup \{ \text{exsba} \},$$

$$[a]^r = (O_a, \text{rr}) \text{ for all } a \in A'.$$

Here, $O_{\text{halt}}$ is the unique function from $S'$ to $S'$ such that for all $S' \in S'$:

$$O_{\text{halt}}(S') \upharpoonright M = S' \upharpoonright M,$$

$$O_{\text{halt}}(S') \upharpoonright M_{\text{thr}} = S' \upharpoonright M_{\text{thr}},$$

$$O_{\text{halt}}(S')(\text{tlr}) = S'(\text{tlr}),$$

$$O_{\text{halt}}(S')(\text{bar}) = S'(\text{bar}),$$

$$O_{\text{halt}}(S')(\text{rr}) = T \text{ if } S'(M_{\text{thr}}[S'(\text{tlr})]) \in \{ S, D \} ,$$

$$O_{\text{halt}}(S')(\text{rr}) = F \text{ if } S'(M_{\text{thr}}[S'(\text{tlr})]) \notin \{ S, D \} ;$$

for each $r \in B$, $O_{\text{fetch,r}}$ is the unique function from $S'$ to $S'$ such that for all $S' \in S'$:

$$O_{\text{fetch,r}}(S') \upharpoonright M = S' \upharpoonright M,$$

$$O_{\text{fetch,r}}(S') \upharpoonright M_{\text{thr}} = S' \upharpoonright M_{\text{thr}},$$

$$O_{\text{fetch,r}}(S')(\text{tlr}) = ntl(S', r),$$

$$O_{\text{fetch,r}}(S')(\text{bar}) = \pi_2(S'(M_{\text{thr}}[ntl(S', r)])) \text{ if } S'(M_{\text{thr}}[ntl(S', r)]) \notin \{ S, D \},$$

$$O_{\text{fetch,r}}(S')(\text{bar}) = S'(\text{bar}) \text{ if } S'(M_{\text{thr}}[ntl(S', r)]) \in \{ S, D \},$$

$$O_{\text{fetch,r}}(S')(\text{rr}) = T \text{ if } S'(M_{\text{thr}}[ntl(S', r)]) \in \{ S, D \},$$

$$O_{\text{fetch,r}}(S')(\text{rr}) = F \text{ if } S'(M_{\text{thr}}[ntl(S', r)]) \notin \{ S, D \},$$

where $ntl : S' \times \{0, 1\} \to MA_{\text{thr}}$ is defined as follows:

$$ntl(S', T) = \pi_1(S'(M_{\text{thr}}[S'(\text{tlr})])) \text{ if } S'(\text{tlr}) \in MA_{\text{thr}} \land S'(M_{\text{thr}}[S'(\text{tlr})]) \notin \{ S, D \},$$

$$ntl(S', F) = \pi_3(S'(M_{\text{thr}}[S'(\text{tlr})])) \text{ if } S'(\text{tlr}) \in MA_{\text{thr}} \land S'(M_{\text{thr}}[S'(\text{tlr})]) \notin \{ S, D \},$$

$$ntl(S', r) = S'(\text{tlr}) \text{ if } S'(\text{tlr}) \in MA_{\text{thr}} \land S'(M_{\text{thr}}[S'(\text{tlr})]) \in \{ S, D \},$$

$$ntl(S', r) = 0 \text{ if } S'(\text{tlr}) \notin MA_{\text{thr}} ;$$

and $O_{\text{exsba}}$ is the unique function from $S'$ to $S'$ such that for all $S' \in S'$:

$$O_{\text{exsba}}(S') \upharpoonright M = O_{S'(\text{bar})}(S' \upharpoonright M),$$

$$O_{\text{exsba}}(S') \upharpoonright M_{\text{thr}} = S' \upharpoonright M_{\text{thr}},$$

$$O_{\text{exsba}}(S')(\text{tlr}) = S'(\text{tlr}),$$

$$O_{\text{exsba}}(S')(\text{bar}) = S'(\text{bar}),$$

$$O_{\text{exsba}}(S')(\text{rr}) = O_{S'(\text{bar})}(S' \upharpoonright M)(M_{S'(\text{bar})}).$$
Consider again the guarded recursive specification over BTA that consists of the following equations:

\[ CT = \langle CT \preceq \text{exsba} \triangleright \, CT' \rangle \preceq \text{fetch}:T \triangleright (S \preceq \text{halt} \triangleright D) , \]
\[ CT' = \langle CT \preceq \text{exsba} \triangleright \, CT' \rangle \preceq \text{fetch}:F \triangleright (S \preceq \text{halt} \triangleright D) . \]

Applying thread \( p \) to a state of Maurer machine \( H \) has the same effect as applying control thread \( CT \) to the corresponding state of the ST-4O-enhancement of \( H \) in which the thread memory contains the stored graph representation of \( p \). This is stated rigorously in the following theorem.

**Theorem 8.1. (ST-4O-enhancement)**

Let \( H' = (M', B', S', O', A', \llbracket \cdot \rrbracket) \) be the ST-4O-enhancement of \( H = (M, B, S, O, A, \llbracket \cdot \rrbracket) \), let \( p \in T_{\text{finrec}}(A) \) be such that \( \text{size}(p) \leq \text{size}(M_{\text{thr}}) \), and let \( S_0' \in S' \) be such that \( S_0' \upharpoonright M_{\text{thr}}[0, \text{size}(p) - 1] = s_{\text{thr}}(p) \) and \( S_0'(\text{tlr}) = -1 \). Then \( p \bullet_{H'} (S_0' \upharpoonright M) = (CT \bullet_{H'} S_0') \upharpoonright M \).

**Proof:**

Let \((O_a, m_a) = [a] \) for all \( a \in A \), and let \((O_a, rr) = [a]' \) for all \( a \in A' \). Then it is easy to see that for all \( S' \in S' \) with \( S'(M_{\text{thr}}[\text{ntla}(S', S'(rr))]) \not\in \{S, D\} \):

\[
O_a(S' \upharpoonright M) = O_{\text{exsba}}(O_{\text{fetch}:r}(S')) \upharpoonright M ,
\]
\[
O_a(S' \upharpoonright M)(m_a) = O_{\text{exsba}}(O_{\text{fetch}:r}(S'))(rr) ,
\]

where \( a = \pi_2(S'(M_{\text{thr}}[\text{ntla}(S', S'(rr))])) \) and \( r = S'(rr) \).

Let \((p'_n, S'_0)\) be the \( n+1 \)-th element in the full path of \((CT, S'_0)\) on \( H' \). Then it is easy to prove by induction on \( n \) that

\[
p'_{2n+2} = CT \quad \text{if} \quad S'_{2n+1}(rr) = T \land S'_{2n+2}(rr) = T ,
\]
\[
p'_{2n+2} = CT' \quad \text{if} \quad S'_{2n+1}(rr) = T \land S'_{2n+2}(rr) = F ,
\]
\[
p'_{2n+2} = S \quad \text{if} \quad S'_{2n+1}(rr) = F \land S'_{2n+2}(rr) = T ,
\]
\[
p'_{2n+2} = D \quad \text{if} \quad S'_{2n+1}(rr) = F \land S'_{2n+2}(rr) = F
\]

(if \( 2n + 2 < |(CT, S'_0)|_{H'} \) in case \( CT \) converges from \( S'_0 \) on \( H' \)). Moreover, let \((p_n, S_n)\) be the \( n+1 \)-th element in the full path of \((p, S'_0 \upharpoonright M)\) on \( H \). Then, using (6), (7) and (8), it is straightforward to prove by induction on \( n \) that:

- \( p_n \) is represented by the part of \( s_{\text{thr}}(p) \) to which \( \text{ntla}(S'_{2n}, S'_{2n}(rr)) \) points;
- \( S_n = S'_{2n} \upharpoonright M \)

(if \( n < |(p, S'_0 \upharpoonright M)|_{H} \) in case \( p \) converges from \( S'_0 \upharpoonright M \) on \( H \)). From this, the theorem follows immediately. \( \square \)

Notice that the proof of Theorem 7.1 and the proof of Theorem 8.1 follow similar lines.

The size of a stored thread may exceed the size of the thread memory of an ST-4O-enhancement. In other words, an ST-4O-enhancement cannot handle finite-state threads of arbitrary size. Section 11 shows how to get around this limitation.
9. A Universal Control operation

On an ST-4O-enhancement of a Maurer machine, four operations are available for controlling the execution of any finite-state thread stored in the memory of the Maurer machine by means of a single control thread. In this section, we introduce ST-1O-enhancements, which have a single universal control operation available for that purpose.

We enhance Maurer machines by extending the memory with a thread memory ($M_{\text{thr}}$), a thread location register (tlr), a basic action register (bar), a reply register (rr), and a fetch mode register (fmr), and the operation set with a step operation ($O_{\text{step}}$). Moreover, we replace the basic actions of the original Maurer machine by one basic action, step, with which the operation $O_{\text{step}}$ is associated. The resulting Maurer machines are called ST-1O-enhancements. ST stands again for stored thread and 1O indicates that there is one control operation available.

Consecutive executions of the operation $O_{\text{step}}$ alternate between a fetch mode and an execute mode. The fetch mode register fmr is meant for containing a flag that indicates whether the next time step is executed the mode is fetch mode. The contents of that register, together with the contents of the reply register, determines whether the next time $O_{\text{step}}$ is executed actually $O_{\text{halt}}$, $O_{\text{fetch}}, T$, $O_{\text{fetch}}, F$ or $O_{\text{exsba}}$ is executed.

It is assumed that $step \in A$.

Let $H = (M, B, S, O, A, [\_])$ be a Maurer machine with $M_{\text{thr}} \not\subseteq M$, tlr, bar, rr, fmr $\not\subseteq M$ and step $\not\in A$, and let $(O_a, m_a) = [a]$ for all $a \in A$. Then the ST-1O-enhancement of $H$ is the Maurer machine $H' = (M', B', S', O', A', [\_])$ such that

- $M' = M \cup M_{\text{thr}} \cup \{\text{tlr}, \text{bar}, \text{rr}, \text{fmr}\}$,
- $B' = B \cup B_{\text{thr}} \cup M_{\text{thr}} \cup \{-1\} \cup A \cup B$,
- $S' = \{S' : M' \rightarrow B' \mid S' \upharpoonright M \in S \wedge S' \upharpoonright M_{\text{thr}} \in S_{\text{thr}} \wedge S'\text{(tlr)} \in M_{\text{thr}} \cup \{-1\} \wedge S'\text{(bar)} \in A \wedge S'(\text{rr}) \in B \wedge S'(\text{fmr}) \in B\}$,
- $O' = \{O' : S' \rightarrow S' \mid \exists O \in O \bullet \forall S' \in S' \bullet (O'(S') \upharpoonright M = O(S' \upharpoonright M) \wedge O'(S') \upharpoonright (M' \setminus M) = S' \upharpoonright (M' \setminus M))\}
  \cup \{O_{\text{step}}\}$,
- $A' = \{\text{step}\}$,
- $[\text{step}]' = (O_{\text{step}}, \text{rr})$.

Here, $O_{\text{step}}$ is the unique function from $S'$ to $S'$ such that for all $S' \in S'$:

- $O_{\text{step}}(S') \upharpoonright M'' = O_{\text{fetch}^{\rightarrow}}(S' \upharpoonright M'')$ if $S'(\text{fmr}) = T \wedge S'(\text{rr}) = r$,
- $O_{\text{step}}(S') \upharpoonright M'' = O_{\text{exsba}}(S' \upharpoonright M'')$ if $S'(\text{fmr}) = F \wedge S'(\text{rr}) = T$,
- $O_{\text{step}}(S')(\text{fmr}) = F$ if $S'(\text{fmr}) = T$,
- $O_{\text{step}}(S')(\text{fmr}) = T$ if $S'(\text{fmr}) = F$,

where $M'' = M \cup M_{\text{thr}} \cup \{\text{tlr}, \text{bar}, \text{rr}\}$ and $O_{\text{fetch}^{\rightarrow}}$, $O_{\text{exsba}}$ and $O_{\text{halt}}$ are defined as in the definition of the ST-4O-enhancement.

To control the execution of a thread, we introduce below a control thread $CT''$. Preceding that, we sketch the behaviour of $CT''$. 


CT′′ is reminiscent of CT. An odd step of CT′′ is actually a fetch step, which may fail because of termination or deadlock of the controlled thread. An even step of CT′′ is actually an execute step if the preceding fetch step did not fail. Otherwise, it is a halt step. In a fetch step, the next basic action from the controlled thread is fetched in accordance with the reply produced on completion of the execution of the last fetched basic action by inspecting the reply register.

The guarded recursive specification of CT′′ consists of the following equation:

\[
CT′′ = (\text{step} \circ CT′′) \preceq \text{step} \triangleright (S \preceq \text{step} \succeq D).
\]

Applying thread \(p\) to a state of Maurer machine \(H\) has the same effect as applying control thread CT′′ to the corresponding state of the ST-1O-enhancement of \(H\) in which the thread memory contains the stored graph representation of \(p\). This is stated rigorously in the following theorem.

**Theorem 9.1. (ST-1O-enhancement)**

Let \(H′ = (M′, B′, S′, O′, A′, [\_])\) be the ST-1O-enhancement of \(H = (M, B, S, O, A, [\_])\), let \(p \in T_{\text{finrec}}(A)\) be such that \(\text{size}(p) \leq \text{size}(M_{\text{thr}})\), and let \(S'_0 \in S'\) be such that \(S'_0 \upharpoonright M_{\text{thr}}[0, \text{size}(p) - 1] = s_{\text{thr}}(p), S'_0(\text{tlr}) = -1\) and \(S'_0(\text{fmr}) = T\). Then \(p \bullet_H (S'_0 \upharpoonright M) = (CT′′ \bullet_H S'_0) \upharpoonright M\).

**Proof:**

The proof follows the same line as the proof of Theorem 8.1. In the proof, the equations corresponding to equations (6) and (7) hold only for states \(S'\) with \(S'(\text{fmr}) = T\). This does not stand in the way of following the same line, because this extra condition is satisfied by all states \(S'\) that have to be related to the state component of an element in the full path of \((p, S'_0 \upharpoonright M)\) on \(H\). □

**10. Parallel Maurer Machines and Interleaving of Threads**

In Section 11, we will show that a Maurer machine with a fixed finite memory can deal with any finite-state thread, provided that it is put in parallel with a Maurer machine of a suitable kind that can hold the thread concerned. In this section, we introduce the parallel composition of Maurer machines. Moreover, because the control threads of the Maurer machines have to be interleaved if they are put in parallel, we add an operator for that purpose to BTA.

Let \(H_i = (M_i, B_i, S_i, O_i, A_i, [\_])\), for \(i = 1, 2\), be Maurer machines with for all \(x \in M_1 \cap M_2\) either \(\forall O_1 \in O_1 \bullet x \notin OR(O_1)\) or \(\forall O_2 \in O_2 \bullet x \notin OR(O_2)\), and \(A_1 \cap A_2 = \emptyset\). Then the **parallel composition** of \(H_1\) and \(H_2\), written \(H_1 \parallel H_2\), is the unique Maurer machine \((M, B, S, O, A, [\_])\) such that

\[
\begin{align*}
M &= M_1 \cup M_2, \\
B &= B_1 \cup B_2, \\
S &= \{S : M \to B \mid S \upharpoonright M_1 \in S_1 \land S \upharpoonright M_2 \in S_2\}, \\
O &= O_1 \cup O_2, \\
A &= A_1 \cup A_2, \\
[a] &= [a]_1 \quad \text{if } a \in A_1, \\
[a] &= [a]_2 \quad \text{if } a \in A_2.
\end{align*}
\]

Note that the parallel composition of two Maurer machines is defined only if each common memory element is read-only for at least one of the Maurer machines. It is usual that the common memory
elements do duty for communication between the parallel Maurer machines. The parallel composition of Maurer machines is not considered in [19, 20].

It is assumed that a collection of threads to be interleaved takes the form of a sequence of threads, called a thread vector. Strategic interleaving operators turn a thread vector of arbitrary length into a single thread. This single thread obtained via a strategic interleaving operator is also called a multi-thread. Formally, however multi-threads are threads as well.

In this section, we only cover the simplest interleaving strategy, namely cyclic interleaving. Cyclic interleaving basically operates as follows: at each stage of the interleaving, the first thread in the thread vector gets a turn to perform a basic action and then the thread vector undergoes a cyclic permutation. We mean by a cyclic permutation of a thread vector that the first thread in the thread vector becomes the last one and all others move one position to the left. If one thread in the thread vector deadlocks, the whole does not deadlock till all others have terminated or deadlocked. An important property of cyclic interleaving is that it is fair, i.e. there will always come a next turn for all active threads. Other plausible interleaving strategies are treated in [13]. The strategic interleaving operator for cyclic interleaving is denoted by $\parallel (\cdot )$.

The axioms for cyclic interleaving are given in Table 9. In CSI3, the auxiliary deadlock at termination operator $\text{SD}(\cdot )$ is used. It turns termination into deadlock. Its axioms appear in Table 10. In these tables, $a$ stands for an arbitrary basic action from $A$.

The structural operational semantics of BTA extended with cyclic interleaving is described by the transition rules given in Tables 4 and 11. In these tables, $\cdot$ stands for an arbitrary basic action from $A$. Without the termination or deadlock relation $\downarrow$, we would need negative premises in the second, fourth and sixth transition rule.

Bisimulation equivalence is also a congruence with respect to the cyclic interleaving operator and the deadlock at termination operator. This follows immediately from the fact that the transition rules from Tables 4 and 11 constitute a complete transition system specification in relaxed panth format (see e.g. [21]). The axioms given in Tables 9 and 10 are sound with respect to bisimulation equivalence.

---

Table 9. Axioms for cyclic interleaving

<table>
<thead>
<tr>
<th>Axiom</th>
<th>Rule</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\parallel (\langle \rangle ) = S$</td>
<td>CSI1</td>
</tr>
<tr>
<td>$\parallel (\langle S \rangle \cdot a) = \parallel (\langle a \rangle)$</td>
<td>CSI2</td>
</tr>
<tr>
<td>$\parallel (\langle D \rangle \cdot a) = \text{SD}(\parallel (\langle a \rangle))$</td>
<td>CSI3</td>
</tr>
<tr>
<td>$\parallel (\langle x \leq a \geq y \rangle \cdot a) = \parallel (\langle a \rangle \cdot \langle x \rangle \leq a \geq \parallel (\langle a \rangle \cdot \langle y \rangle))$</td>
<td>CSI4</td>
</tr>
</tbody>
</table>

Table 10. Axioms for deadlock at termination

<table>
<thead>
<tr>
<th>Axiom</th>
<th>Rule</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\text{SD}(S) = D$</td>
<td>S2D1</td>
</tr>
<tr>
<td>$\text{SD}(D) = D$</td>
<td>S2D2</td>
</tr>
<tr>
<td>$\text{SD}(x \leq a \geq y) = S\text{D}(x) \leq a \geq S\text{D}(y)$</td>
<td>S2D3</td>
</tr>
</tbody>
</table>
11. Dealing with Finite-State Threads of Arbitrary Size

In this section, we show that finite-state threads of arbitrary size can be dealt with by means of an enhanced Maurer machine that does the execution of stored basic actions, but leaves the fetching of those basic actions to a remote Maurer machine whose memory size is sufficient for the thread concerned.

We enhance Maurer machines by extending the memory with a basic action register (bar), a reply register (rr), a remote reply register (rrr) and a stop mode register (smr), and the operation set with a halt operation (O_{halt}) and an execute stored basic action operation (O_{exsba}). Moreover, we replace the basic actions of the original Maurer machine by basic actions halt and exsba, with which the operations O_{halt} and O_{exsba} are associated. The resulting Maurer machines are called RST-enhancements. RST stands for remote stored thread.

We also introduce a Maurer machine with a memory consisting of a thread memory (M_{thr}), a thread location register (tlr), a basic action register (bar), a reply register (rr), a remote reply register (rrr), and a stop mode register (smr), and an operation set consisting of a fetch operation (O_{fetch}). Moreover, this Maurer machine has one basic action, fetch, with which the operation O_{fetch} is associated. The resulting Maurer machine is called the remote machine for stored threads.

The common memory elements of the RST-enhancement H' of a Maurer machine and the remote machine H'' for a stored thread are bar, rr, rrr, smr. The memory elements bar, rrr, smr are not changed by any operations of H' and the memory element rr is not changed by any operations of H''. So, the parallel composition H' \parallel H'' is defined (cf. Section 10). The fetch, execute and halt operations found here are similar to the ones of an ST-4O-enhancement. The operation fetch has the same effect as either fetch:T or fetch:F depending on the contents of rr. The operation exsba has no effect if rrr contains F.

Let H = (M, B, S, O, A, [], \ldots) be a Maurer machine with M_{thr} \subseteq M, tlr, bar, rr, rrr, smr \subseteq M, halt \notin A, fetch:T \notin A for all r \in B and exsba \notin A, and let (O_a, m_a) = [a] for all a \in A. Then the RST-enhancement of H is the Maurer machine H' = (M', B', S', O', A', []) such that

| Table 11. Transition rules for cyclic interleaving and deadlock at termination |
|--------------------------|--------------------------|
| x_1, \ldots, x_k, m, (x_k+1, m) | \xrightarrow{\alpha} (x_k+1, m') |
| (|| (x_1) \cdots \alpha (x_k+1)) | (\alpha (x_k+1), m')) |
| x_1, \ldots, x_k, x_l, m, (x_k+1, m) | \xrightarrow{\alpha} (x_k+1, m') |
| (|| (x_1) \cdots \alpha (x_k+1)) | (\alpha (x_k+1), m')) |
| x_1, \ldots, x_k | x_1, \ldots, x_k, x_l |
| (|| (x_1) \cdots \alpha (x_k)) | (\alpha (x_1) \cdots \alpha (x_k)) |
| || (x, m) | \xrightarrow{\alpha} (x', m') |
| || (S_D(x), m) | \xrightarrow{\alpha} (S_D(x'), m') |
\[ M' = M \cup \{ \text{bar}, \text{rr}, \text{rrr}, \text{smr} \}, \]
\[ B' = B \cup A \cup \mathbb{B}, \]
\[ S' = \{ S' : M' \rightarrow B' \mid S' \mid M \in S \wedge \]
\[ S'(\text{bar}) \in A \wedge S'(\text{rr}) \in \mathbb{B} \wedge S'(\text{rrr}) \in \mathbb{B} \wedge S'(\text{smr}) \in \mathbb{B} \}, \]
\[ O' = \{ O' : S' \rightarrow S' \mid \exists O \in O \bullet \forall S' \in S' \bullet \]
\[ (O'(S') \mid M = O(S' \mid M) \wedge O'(S') \mid (M' \setminus M) = S' \mid (M' \setminus M)) \}
\[ \cup \{ O_{\text{halt}}, O_{\text{exsba}} \}, \]
\[ A' = \{ \text{halt, exsba} \}, \]
\[ \llbracket \text{halt} \rrbracket' = (O_{\text{halt}}, \text{rr}), \]
\[ \llbracket \text{exsba} \rrbracket' = (O_{\text{exsba}}, \text{rrr}). \]

Here, \( O_{\text{halt}} \) is the unique function from \( S' \) to \( S' \) such that for all \( S' \in S' \):

\[
O_{\text{halt}}(S') \mid M = S' \mid M, \\
O_{\text{halt}}(S')(\text{bar}) = S'(\text{bar}), \\
O_{\text{halt}}(S')(\text{rr}) = S'(\text{smr}), \\
O_{\text{halt}}(S')(\text{rrr}) = S'(\text{rrr}), \\
O_{\text{halt}}(S')(\text{smr}) = S'(\text{smr});
\]

and \( O_{\text{exsba}} \) is the unique function from \( S' \) to \( S' \) such that for all \( S' \in S' \):

\[
O_{\text{exsba}}(S') \mid M = O_{S'(\text{bar})}(S' \mid M) \quad \text{if } S'(\text{rrr}) = \text{T}, \\
O_{\text{exsba}}(S') \mid M = S' \mid M \quad \text{if } S'(\text{rrr}) = \text{F}, \\
O_{\text{exsba}}(S')(\text{bar}) = S'(\text{bar}), \\
O_{\text{exsba}}(S')(\text{rr}) = O_{S'(\text{bar})}(S' \mid M)(m_{S'(\text{bar})}) \quad \text{if } S'(\text{rrr}) = \text{T}, \\
O_{\text{exsba}}(S')(\text{rrr}) = S'(\text{rrr}), \\
O_{\text{exsba}}(S')(\text{smr}) = S'(\text{smr}).
\]

The remote machine for stored threads is the Maurer machine \( H'' = (M'', B'', S'', O'', A'', [-'])'' \) such that

\[
M'' = M_{\text{thr}} \cup \{ \text{tlr, bar, rr, rrr, smr} \}, \\
B'' = B_{\text{thr}} \cup A_{\text{thr}} \cup \{-1\} \cup A \cup \mathbb{B}, \\
S'' = \{ S'' : M'' \rightarrow B'' \mid S'' \mid M_{\text{thr}} \in S_{\text{thr}} \wedge S''(\text{tlr}) \in A_{\text{thr}} \cup \{-1\} \wedge \\
S''(\text{bar}) \in A \wedge S''(\text{rr}) \in \mathbb{B} \wedge S''(\text{rrr}) \in \mathbb{B} \wedge S''(\text{smr}) \in \mathbb{B} \}, \\
O'' = \{ O_{\text{fetch}} \}, \\
A'' = \{ \text{fetch} \}, \\
\llbracket \text{fetch} \rrbracket'' = (O_{\text{fetch}}, \text{rrr}).
\]
Here, \( O_{\text{fetch}} \) is the unique function from \( S'' \) to \( S'' \) such that for all \( S'' \in S'' \):

\[
O_{\text{fetch}}(S'') \mid M_{\text{thr}} = S'' \mid M_{\text{thr}} ,
O_{\text{fetch}}(S'')(\text{tlr}) = \text{ntla}(S'', r) ,
O_{\text{fetch}}(S'')(\text{bar}) = \pi_2(S''(M_{\text{thr}}\text{ntla}(S'', r))) \quad \text{if } S''(M_{\text{thr}}\text{ntla}(S'', r)) \notin \{S, D\} ,
O_{\text{fetch}}(S'')(\text{bar}) = S''(\text{bar}) \quad \text{if } S''(M_{\text{thr}}\text{ntla}(S'', r)) \in \{S, D\} ,
O_{\text{fetch}}(S'')(\text{rr}) = S''(\text{rr}) ,
O_{\text{fetch}}(S'')(\text{rrr}) = T \quad \text{if } S''(M_{\text{thr}}\text{ntla}(S'', r)) \notin \{S, D\} ,
O_{\text{fetch}}(S'')(\text{rr}) = F \quad \text{if } S''(M_{\text{thr}}\text{ntla}(S'', r)) \in \{S, D\} ,
O_{\text{fetch}}(S'')(\text{smr}) = T \quad \text{if } S''(M_{\text{thr}}\text{ntla}(S'', r)) = S ,
O_{\text{fetch}}(S'')(\text{smr}) = F \quad \text{if } S''(M_{\text{thr}}\text{ntla}(S'', r)) \neq S ,
\]

where \( r = S''(\text{rr}) \), and where \( \text{ntla} : S'' \times B \rightarrow MA_{\text{thr}} \) is defined as in the definition of an ST-4O-enhancement.

To control the execution of a thread, we introduce below control thread \( C T' \) for RST-enhancements of Maurer machines and control thread \( C T'' \) for remote machines for stored threads. Preceding that, we sketch the behaviour of the cyclic interleaving of \( C T' \) and \( C T'' \).

While fetch does not fail, fetch and exsba are performed alternatingly. When fetch fails, the cyclic interleaving of \( C T' \) and \( C T'' \) proceeds as \( C T' \). This means that exsba is performed once more before the whole comes to an end, but that has no effect because \( \text{rrr} \) contains \( F \).

The guarded recursive specification of \( C T' \) consists of the following equation:

\[
C T' = C T' \preceq \text{exsba} \trianglerighteq (S \preceq \text{halt} \trianglerighteq D) ,
\]

and the guarded recursive specification of \( C T'' \) consists of the following equation:

\[
C T'' = C T'' \preceq \text{fetch} \trianglerighteq S .
\]

Applying thread \( p \) to a state of Maurer machine \( H \) has the same effect as applying the cyclic interleaving of control threads \( C T' \) and \( C T'' \), starting with \( C T'' \), to the corresponding state of the parallel composition of the RST-enhancement of \( H \) and the remote machine for stored threads in which the thread memory contains the stored graph representation of \( p \). This is stated rigorously in the following theorem.

**Theorem 11.1. (RST-enhancement)**

Let \( H' = (M', B', S', O', A', [-]) \) be the RST-enhancement of \( H = (M, B, S, O, A, [-]) \), let \( H'' \) be the remote machine for stored threads, let \( p \in T_{\text{finrec}}(A) \) be such that \( \text{size}(p) \leq \text{size}(M_{\text{thr}}) \), let \( S'' \) be the set of states of \( H' \parallel H'' \), and let \( S_0^* \in S^* \) be such that \( S_0^* \mid M_{\text{thr}}[0, \text{size}(p) - 1] = s_{\text{thr}}(p), S_0^*(\text{tlr}) = -1, S_0^*(\text{rr}) = T \). Then \( p \cdot_H (S_0^* \mid M) = (\langle C T'' \rangle \cdot (C T')) \cdot_H (H' \parallel H'') S_0^* \mid M \).

**Proof:**

Firstly, \( \langle C T'' \rangle \cap (C T') \rangle \) is the solution of the guarded recursive specification over BTA that consists of the following equation:

\[
C T^* = (C T^* \preceq \text{exsba} \trianglerighteq \langle C T'' \rangle \cap (S \preceq \text{halt} \trianglerighteq D)) \preceq \text{fetch} \trianglerighteq C T' .
\]
PGLD programs have the form $u$ on completion. In the case of a positive test instruction $+$ following primitive instructions: notations are introduced in [6].

In this section, we discuss the connection between stored threads and programs. First, we review the program notation PGLD, which is close to existing assembly languages. PGLD belongs to a hierarchy of program notation PGLD, which is close to existing assembly languages. PGLD belongs to a hierarchy of program notations rooted in program algebra. Both program algebra and that hierarchy of program notations are introduced in [6].

In PGLD, it is assumed that there is a fixed but arbitrary set of basic instructions $\mathcal{I}$. PGLD has the following primitive instructions:

- for each $a \in \mathcal{I}$, a positive test instruction $+a$;
- for each $a \in \mathcal{I}$, a negative test instruction $-a$;
- for each $a \in \mathcal{I}$, a void basic instruction $a$;
- for each $k \in \mathbb{N}$, an absolute jump instruction $\#k$.

PGLD programs have the form $u_1; \ldots; u_n$ where $u_1, \ldots, u_n$ are primitive instructions of PGLD.

The intuition is that the execution of a basic instruction $a$ may modify a state and produces a Boolean value on completion. In the case of a positive test instruction $+a$, basic instruction $a$ is executed and...

Secondly, $H' \parallel H''$ is the Maurer machine $H = (M^*, B^*, S^*, O^*, A^*, [\cdot]^*)$ such that

\[
M^* = M \cup M_{\text{thr}} \cup \{ \text{trl, bar, rr, rrr, smr} \}, \\
B^* = B \cup B_{\text{thr}} \cup MA_{\text{thr}} \cup \{-1\} \cup A \cup B, \\
S^* = \{ S^* : B^* \rightarrow B^* \mid S^* \upharpoonright M \in S \land S^* \upharpoonright M_{\text{thr}} \in S_{\text{thr}} \land S^*(\text{trl}) \in MA_{\text{thr}} \cup \{-1\} \land S^*(\text{bar}) \in A \land S^*(\text{rr}) \in B \land S^*(\text{rrr}) \in B \}, \\
O^* = \{ O^* : S^* \rightarrow S^* \mid \exists O \in O \land S^* \in S^* \land \begin{cases}
\text{fetch}^* \circ \text{hal} = O(S^* \upharpoonright M) \land O^*(S^*) \upharpoonright (M^* \setminus M) = S^* \upharpoonright (M^* \setminus M) \\
\forall O \in O_{\text{hal}}, O_{\text{fetch}}, O_{\text{exsba}} \end{cases} \}, \\
A^* = \{ \text{hal, fetch, exsba} \}, \\
[\text{halt}]^* = (O_{\text{halt}}, \text{rr}) , \\
[\text{fetch}]^* = (O_{\text{fetch}}, \text{rrr}) , \\
[\text{exsba}]^* = (O_{\text{exsba}}, \text{rrr}) .
\]

Here, $O_{\text{hal}}, O_{\text{fetch}}$ and $O_{\text{exsba}}$ are the extensions of the operations $O_{\text{hal}}, O_{\text{fetch}}$ and $O_{\text{exsba}}$ of $H'$ and $H''$ to $S^*$ such that $O_{\text{hal}}(S^*) \upharpoonright (M^* \setminus M') = S^* \upharpoonright (M^* \setminus M')$ and $O_{\text{exsba}}(S^*) \upharpoonright (M^* \setminus M') = S^* \upharpoonright (M^* \setminus M')$.

The remainder of the proof follows the same line as the proof of Theorem 8.1. \hfill \Box

Variations of the way to deal with arbitrary finite-state threads presented above are possible. For example, the fetch and execute operations could have been kept essentially the same as the ones of an ST-4O-enhancement. In that case, test operations would have been needed to check the most recently produced reply of the other Maurer machine. Moreover, a cyclic interleaving strategy would have been needed that gives each control thread two consecutive turns.

12. Stored Threads and Programs

In this section, we discuss the connection between stored threads and programs. First, we review the program notation PGLD, which is close to existing assembly languages. PGLD belongs to a hierarchy of program notations rooted in program algebra. Both program algebra and that hierarchy of program notations are introduced in [6].

In PGLD, it is assumed that there is a fixed but arbitrary set of basic instructions $\mathcal{I}$. PGLD has the following primitive instructions:

- for each $a \in \mathcal{I}$, a positive test instruction $+a$;
- for each $a \in \mathcal{I}$, a negative test instruction $-a$;
- for each $a \in \mathcal{I}$, a void basic instruction $a$;
- for each $k \in \mathbb{N}$, an absolute jump instruction $\#k$.

PGLD programs have the form $u_1; \ldots; u_n$ where $u_1, \ldots, u_n$ are primitive instructions of PGLD.

The intuition is that the execution of a basic instruction $a$ may modify a state and produces a Boolean value on completion. In the case of a positive test instruction $+a$, basic instruction $a$ is executed and...
execution proceeds with the next primitive instruction if \( T \) is produced and otherwise the next primitive instruction is skipped and execution proceeds with the primitive instruction following the skipped one.

In the case where \( T \) is produced and there is not at least one subsequent primitive instruction and in the case where \( F \) is produced and there are not at least two subsequent primitive instructions, termination occurs. In the case of a negative test instruction \(-a\), the role of the produced Boolean value is reversed.

In the case of a void basic instruction \( a\), the produced Boolean value is disregarded: execution always proceeds with the next primitive instruction (if present). The effect of an absolute jump instruction \#\#\( k \) is that execution proceeds with the \( k \)-th instruction of the program concerned. If \#\#\( k \) is itself the \( k \)-th instruction, then inaction (deadlock) occurs. If \( k \) equals 0 or \( k \) is greater than the length of the program, termination occurs.

We write \( \mathcal{P}_{\text{pgld}} \) for the set of all PGLD programs.

The behaviour of a PGLD program is a thread. The function \( \parallel \cdot \mid_{\text{pgld}} \) that maps each PGLD program to its behaviour is defined by \( \parallel u_1; \ldots; u_n \mid_{\text{pgld}} = \big{[} u_1; \ldots; u_n \big{]} \) where \( \parallel \cdot \mid \) is defined by the equations given in Table 12. In this table, \( u_1, \ldots, u_n \) are primitive instructions of PGLD, \( a \in \mathbb{S} \) and \( i, k \in \mathbb{N} \).

The equations given in Table 12 do not cover the case where there are cyclic chains of jump instructions. We stipulate that \( \parallel i, u_1; \ldots; u_n \mid = \mathcal{D} \) if \( u_i \) is a jump instruction contained in a cyclic chain of jump instructions. It is easy to see that the behaviour of each PGLD program is definable by a finite guarded recursive specification over BTA. Moreover, each finite guarded recursive specification over BTA can be translated to a PGLD program whose behaviour is the solution of the finite guarded recursive specification concerned (cf. Section 5 of [4]).

Next, we consider the stored threads from Section 6 again. We write \( \mathcal{S} \) for \( \{ s_{\text{thr}}(p) \mid p \in \mathcal{T}_{\text{finrec}} \land \text{size}(p) \leq \text{size}(M_{\text{thr}}) \} \). We define a translation function \( \text{pgld} : \mathcal{S} \rightarrow \mathcal{P}_{\text{pgld}} \) for stored threads. For all \( T \in \mathcal{S} \), \( \text{pgld}(T) = \text{pgld}'(T, 0) \), where \( \text{pgld}' : \mathcal{S} \times \mathbb{N} \rightarrow \mathcal{P}_{\text{pgld}} \) is recursively defined as follows:

\[
\begin{align*}
\text{pgld}'(T, n) &= \text{pgld}''(T, n) \quad & \text{if } M_{\text{thr}}[n+1] \notin \text{dom}(T) , \\
\text{pgld}'(T, n) &= \text{pgld}''(T, n); \text{pgld}'(T, n+1) \quad & \text{if } M_{\text{thr}}[n+1] \in \text{dom}(T) ,
\end{align*}
\]

where \( \text{pgld}'' : \mathcal{S} \times \mathbb{N} \rightarrow \mathcal{P}_{\text{pgld}} \) is defined as follows:

\[
\begin{align*}
\text{pgld}''(T, n) &= +a; \#\#3n'+1; \#\#3n''+1 \quad & \text{if } M_{\text{thr}}[n] = (n', a, n'') , \\
\text{pgld}''(T, n) &= \#\#0; \#\#0; \#\#0 \quad & \text{if } M_{\text{thr}}[n] = \mathcal{S} , \\
\text{pgld}''(T, n) &= \#\#3n+1; \#\#3n+2; \#\#3n+3 \quad & \text{if } M_{\text{thr}}[n] = \mathcal{D} .
\end{align*}
\]

The function \( \text{pgld} \) transforms addresses of thread memory elements containing representations of nodes

| \( i, u_1; \ldots; u_n \) | \( \mathcal{S} \) | if not \( 1 \leq i \leq n \) |
| \( i, u_1; \ldots; u_n \) | \( a \circ [i+1, u_1; \ldots; u_n] \) | if \( u_i = a \) |
| \( i, u_1; \ldots; u_n \) | \( i+1, u_1; \ldots; u_n \leq a \triangleright [i+2, u_1; \ldots; u_n] \) | if \( u_i = +a \) |
| \( i, u_1; \ldots; u_n \) | \( i+2, u_1; \ldots; u_n \leq a \triangleright [i+1, u_1; \ldots; u_n] \) | if \( u_i = -a \) |
| \( i, u_1; \ldots; u_n \) | \( k, u_1; \ldots; u_n \) | if \( u_i = \#\#k \) |
to absolute jump instructions taking the line that each representation of a node is mapped to three primitive instructions. For that reason, S and D are mapped to three primitive instructions.

It can be shown that, for all \( p \in T_{\text{finrec}} \) with \( \text{size}(p) \leq \text{size}(M_{\text{thr}}) \), \( |\text{pgld}(s_{\text{thr}}(p))|_{\text{pgld}} = p \). The function \( \text{pgld} \) shows that there is hardly a difference between the stored thread \( s_{\text{thr}}(p) \) and the PGLD program \( \text{pgld}(s_{\text{thr}}(p)) \) extracted from it: \( s_{\text{thr}}(p) \) can also be viewed as a stored representation of \( \text{pgld}(s_{\text{thr}}(p)) \) with three primitive instruction to a memory element. However, it is likely that \( \text{pgld}(s_{\text{thr}}(p)) \) contains needless jump instructions. For example, what can be achieved by a positive test instruction \( +a \) followed by two identical jump instructions can also be achieved by a void basic instruction \( a \). In other words, PGLD permits a more efficient representation of threads than the one obtained by way of \( s_{\text{thr}} \) and \( \text{pgld} \).

What is most important for the modelling of micro-architectures is the presence of test and jump instructions in PGLD. The modelling of more advanced micro-architectures must more often than not deal explicitly with test and jump instructions (cf. [8]). This makes stored threads often less adequate when modelling more advanced micro-architectures. In such cases, conversion from stored threads to stored PGLD programs is a feasible option.

An interesting feature of PGLD is that PGLD programs are close to terms of Program Algebra (PGA); and a mapping has been defined by which they can be turned into terms of PGA (see e.g. [6]). Using the axioms of PGA, programs can be simplified algebraically. For example, chained jumps can be removed and thus the size of the program can be reduced.

13. Concluding Remarks

We have investigated basic issues concerning stored threads and their execution on a Maurer machine. We have shown that a single thread can control the execution on a Maurer machine of any executable finite-state thread stored in the memory of the Maurer machine. In fact, that has been done by modelling one of the simplest micro-architectures with single thread control of the execution of stored threads, using Maurer machines and BTA, and verifying that stored threads are executed correctly with the micro-architecture modelled. In a similar manner, we have also shown that finite-state threads of arbitrary size can be dealt with if the Maurer machine on which the execution takes place leaves the fetching of the basic actions to another Maurer machine whose memory size is sufficient for the thread concerned.

The model of one of the simplest micro-architecture with single thread control of the execution of stored threads has been developed gradually via models of semi-micro-architectures. The gradual development clarifies in some degree why virtually all existing micro-architectures for general-purpose computers have grown out of that simple micro-architecture.

We believe that the work presented in this paper demonstrates the feasibility of an approach based on Maurer machines and BTA to model micro-architectures and to verify their correctness and anticipated speed-up results. In [8], we have already made use of the experience gained in this paper to model a micro-architecture with pipelined instruction processing and to verify its correctness. We feel that we were able to model that micro-architecture at the level of abstraction at which micro-architecture design takes place. We are not aware of other approaches where micro-architectures can be modelled at that level of abstraction.

The work presented in this paper, as well as the work presented in [8], was in part carried out in the framework of a project investigating micro-threading [15, 18], a technique for speeding up instruction processing on a computer that makes use of the abilities of the computer to process instructions
simultaneously in cases where the state changes involved do not influence each other. This technique requires that programs are parallelized by judicious use of thread forking. After the report version of this paper appeared, we have also investigated parallelization for simple programs, called straight-line programs, using Maurer machines and thread algebra. In that work, which is presented in [10], we focus our attention on basic speed-up results and correctness of program parallelizations.

Acknowledgements

We thank two anonymous referees for carefully reading a preliminary version of this paper and for suggesting improvements of the presentation of the paper.

A. Results on Maurer Computers

In this appendix, we summarize the main results about the composition of operations, the decomposition of operations and the existence of operations with specified input, output and affected regions.

We have the following theorem about the input region and the output region of the composition of two operations.

Theorem A.1. (Composition of operations)

Let \((M, B, S, O)\) be a Maurer computer, let \(O_1, O_2 \in O\), and let \(O' : S \to S\) be defined by \(O'(S) = O_2(O_1(S))\). Then \(IR(O') \subseteq IR(O_1) \cup IR(O_2)\) and \(OR(O_1) \setminus OR(O_2) \subseteq OR(O') \subseteq OR(O_1) \cup OR(O_2)\). If \(OR(O_1) \cap IR(O_2) = \emptyset\), then \(IR(O_2) \subseteq IR(O')\) and \(OR(O') = OR(O_1) \cup OR(O_2)\).

Moreover, if \(OR(O') = OR(O_1) \cup OR(O_2)\) and \(OR(O_1) \cap OR(O_2) = \emptyset\), then also \(IR(O_1) \subseteq IR(O')\).

If \(OR(O_1) \cap IR(O_2) = \emptyset\), \(IR(O_1) \cap OR(O_2) = \emptyset\) and \(OR(O_1) \cap OR(O_2) = \emptyset\), then \(O' = O''\) where \(O'' : S \to S\) is defined by \(O''(S) = O_1(O_2(S))\).

We have the following theorem about the decomposition of an operation.

Theorem A.2. (Decomposition of operations)

Let \((M, B, S, O)\) be a Maurer computer, let \(O \in O\), and let \(x \in OR(O) \setminus IR(O)\). Then there exist \(O'_1, O'_2 : S \to S\) with \(O'_2(O'_1(S)) = O(S)\) such that \(IR(O'_1) \subseteq IR(O), IR(O'_2) \subseteq IR(O), OR(O'_1) = \{x\}\) and \(OR(O'_2) = OR(O) \setminus \{x\}\).

Let \(C = (M, B, S, O)\) be a Maurer computer. Then the unit component of \(C\) is the set \(\{x \in M \mid \exists b \in B \; \forall S \in S \cdot S(x) = b\}\).

We have the following theorem about the existence of operations for arbitrary input and output regions.

Theorem A.3. (Existence of operations (1))

Let \((M, B, S, O)\) be a Maurer computer, let \(Z\) be its unit component, and let \(P, Q \subseteq M\). Then there exists a function \(O : S \to S\) with \(IR(O) = P\) and \(OR(O) = Q\) iff \(P \cap Z = \emptyset, Q \cap Z = \emptyset,\) and \(P \neq \emptyset \Rightarrow Q \neq \emptyset\).

We have the following theorem about the existence of operations for arbitrary input, output and affected regions.
Theorem A.4. (Existence of operations (2))
Let \((M, B, S, O)\) be a Maurer computer with countable \(M\), let \(Z\) be its unit component, let \(P, Q \subseteq M\) with \(P \cap Z = \emptyset\), \(Q \cap Z = \emptyset\), and \(P \neq \emptyset \Rightarrow Q \neq \emptyset\), and let \(Q_x \subseteq Q\) with \(Q_x \neq \emptyset\) for each \(x \in P\). Moreover, assume that the following two conditions are satisfied:

- there exist only finitely many \(x \in M\) such that \(x \in Q_x\), \(y \notin Q_y\) for all \(y \in M \setminus \{x\}\), and \(\text{card}(\{b \in B \mid \exists S \in S \cdot S(x) = b\}) = 2\);
- for all infinite \(Q_0 \subseteq \bigcup_{x \in P} Q_x\), the set \(\{x \in P \mid Q_x \cap Q_0 \neq \emptyset\}\) is either infinite or contains an element \(y\) for which the set \(\{b \in B \mid \exists S \in S \cdot S(y) = b\}\) is infinite.

Then there exists a function \(O : S \rightarrow S\) with \(IR(O) = P\), \(OR(O) = Q\) and \(AR(\{x\}, O) = Q_x\) for each \(x \in P\).

Both conditions in Theorem A.4 are satisfied if \(\bigcup_{x \in P} Q_x\) is a finite set.

References


