Simulating Turing Machines on Maurer Machines

J. A. Bergstra\textsuperscript{a,b}, C. A. Middelburg\textsuperscript{a,*}

\textsuperscript{a}Programming Research Group, University of Amsterdam, P.O. Box 41882, 1009 DB Amsterdam, Netherlands
\textsuperscript{b}Department of Philosophy, Utrecht University, P.O. Box 80126, 3508 TC Utrecht, Netherlands

Abstract

In a previous paper, we used Maurer machines to model and analyse micro-architectures. In the current paper, we investigate the connections between Turing machines and Maurer machines with the purpose to gain an insight into computability issues relating to Maurer machines. We introduce ways to simulate Turing machines on a Maurer machine which, dissenting from the classical theory of computability, take into account that in reality computations always take place on finite machines. In one of those ways, multi-threads and thread forking have an interesting theoretical application.

\textit{Key words:} Turing machine, Maurer machine, thread algebra, strategic interleaving, thread forking, fair interleaving strategy

1 Introduction

In this paper, we present ways to simulate Turing machines on a Maurer machines which provide insight into the connections between Turing machines, Maurer machines and real computers.

In [21], Maurer proposes a model for computers that is quite different from the well-known models such as register machines, multistack machines and

\* Corresponding author.

\textit{Email addresses:} J.A.Bergstra@uva.nl (J. A. Bergstra),
C.A.Middelburg@uva.nl (C. A. Middelburg).

\textit{URLs:} http://www.science.uva.nl/~janb (J. A. Bergstra),

Preprint submitted to JAL 23 May 2007
Turing machines (see e.g. [18]). The strength of Maurer’s model is that it is close to real computers. Maurer’s model is based on the view that a computer has a memory, the contents of all memory elements make up the state of the computer, the computer processes instructions, and the processing of an instruction amounts to performing an operation on the state of the computer which results in changes of the contents of certain memory elements.

In [10], we investigated basic issues concerning stored threads and their execution on a Maurer machine. In that paper, we showed among other things that a single thread can control the execution on a Maurer machine of any finite-state thread stored in the memory of the Maurer machine, provided the basic actions that make up the thread are taken by the Maurer machine as instructions to be processed. To describe threads, we used an extension of basic thread algebra, a form of process algebra introduced in [3] under the name basic polarized process algebra. The purpose of the investigation was to ascertain the feasibility of an approach based on Maurer machines and basic thread algebra to model micro-architectures and to verify their correctness and anticipated speed-up results.

The extension of basic thread algebra used in [10] concerns an operator for interleaving of threads and, for each Maurer machine, an operator for applying a thread to the Maurer machine from a state of the Maurer machine. Applying a thread to a Maurer machine amounts to generating a sequence of state changes according to the operations that the Maurer machine associates with the basic actions performed by the thread.

Why did we choose to use Maurer machines and basic thread algebra to model and analyse micro-architectures? Firstly, well-known models for computers, such as register machines, multi-stack machines and Turing machines, are too general for our purpose. Unlike Maurer’s model for computers, those models have little in common with real computers. They abstract from many aspects of real computers with which the design of a micro-architecture must deal. Secondly, general process algebras, such as ACP [1], CCS [23], and CSP [17], are too general for our purpose as well. Basic thread algebra has been designed as an algebra of deterministic sequential processes that interact with a machine. In [7], we show that the processes considered in basic thread algebra can be viewed as processes that are definable over an extension of ACP with conditions introduced in [5]. However, it is quite awkward to describe and analyse processes of this kind using such a general process algebra.

As mentioned above, Maurer’s model for computers is quite different from Turing’s model. The latter model belongs to the foundations of theoretical computer science, whereas the model used in our approach to model and analyse micro-architectures is relatively unknown indeed. In this paper, we investigate the connections between the two models. The purpose of the in-
vestigation is to gain an insight into computability issues relating to Maurer machines.

We present in the first place the most obvious way to simulate Turing machines on a Maurer machine. That way illustrates that the test and write operations implicitly performed on steps of a Turing machine must be capable of reading or overwriting the contents of any cell from the infinite number of cells on the tape of the Turing machine – the cell of which the contents is actually read or overwritten depends on the head position. In Maurer’s terminology, a test operation has an infinite input region and a write operation has an infinite output region. Real computers do not have such operations. We show that the operations concerned can be replaced by operations with a finite input region and a finite output region if we abandon the restriction to machines with a finite-state control.

In the most obvious way to simulate Turing machines on a Maurer machine, the finite-state control of the Turing machine in question is rendered into a thread, to be applied to the Maurer machine, that is definable by a finite recursive specification. However, the adaptation of this way to simulate Turing machines to the use of operations with a finite input region and a finite output region usually leads to a thread that is only definable by an infinite recursive specification. Thus, one kind of infinity has been replaced by another kind. We show also a way to get round the latter kind of infinity in the case of convergence. The basic ideas are: (a) the thread corresponding to the finite-state control of the Turing machine in question is stored and then executed under control of a thread that makes the head position part of the operations and (b) the controlling thread grows, by means of thread forking, whenever a head position occurs for the first time.

For the last-mentioned way to simulate Turing machines, the operator for interleaving of threads from [10] is adapted to thread forking. The operator is based on the simplest deterministic interleaving strategy, namely cyclic interleaving. In [11], other plausible interleaving strategies are treated. We discuss why the last-mentioned way to simulate Turing machines on a Maurer machine works for other fair interleaving strategies as well.

The structure of this paper is as follows. First of all, we review Maurer’s model for computers (Section 2) and basic thread algebra (Section 3). Following this, we extend basic thread algebra with an operator to deal with interleaving of threads (Section 4) and, for each Maurer machine, an operator which allows for threads to transform states of the associated Maurer machine by means of its operations (Section 5). After that, we set out a way to store a finite-state thread in the memory of a Maurer machine for execution on the Maurer machine (Section 6). Next, we review Turing machines (Section 7) and show the most obvious way to simulate Turing machines on Maurer machines (Sec-
tion 8). Then, we show two ways to simulate Turing machines on Maurer machines by means of operations with a finite input region and a finite output region only (Sections 9 and 10). After that, we discuss why the last way, which uses cyclic interleaving, works for any fair interleaving strategy (Section 11). Finally, we make some concluding remarks (Section 12).

At first sight, Sections 2–5 look to be shortened versions of sections from [10] and Section 6 looks to be copied in full from [10]. We remark that, in Sections 3–6, not all technical details are the same as in [10].

2 Maurer Computers

In this section, we shortly review Maurer computers, i.e. computers as defined by Maurer in [21].

A *Maurer computer* $C$ consists of the following components:

- a non-empty set $M$;
- a set $B$ with $\text{card}(B) \geq 2$;
- a set $S$ of functions $S : M \to B$;
- a set $O$ of functions $O : S \to S$;

and satisfies the following conditions:

- if $S_1, S_2 \in S$, $M' \subseteq M$ and $S_3 : M \to B$ is such that $S_3(x) = S_1(x)$ if $x \in M'$ and $S_3(x) = S_2(x)$ if $x \not\in M'$, then $S_3 \in S$;
- if $S_1, S_2 \in S$, then the set $\{x \in M \mid S_1(x) \neq S_2(x)\}$ is finite.

$M$ is called the *memory*, $B$ is called the *base set*, the members of $S$ are called the *states*, and the members of $O$ are called the *operations*. It is obvious that the first condition is satisfied if $C$ is *complete*, i.e. if $S$ is the set of all functions $S : M \to B$, and that the second condition is satisfied if $C$ is *finite*, i.e. if $M$ and $B$ are finite sets.

In [21], operations are called instructions. We use the term operation because of the confusion that would otherwise arise with the more established use of the term instruction in the area of computer systems architecture and organization.

The memory of a Maurer computer consists of memory elements which have as contents an element from the base set of the Maurer computer. The contents of all memory elements together make up a state of the Maurer computer. The operations of the Maurer computer transform states in certain ways and thus change the contents of certain memory elements. Thus, a Maurer computer
has much in common with a real computer. The first condition on the states of a Maurer computer is a structural condition and the second one is a finite variability condition. We return to these conditions, which are met by any real computer, after the introduction of the input region and output region of an operation.

Let \((M, B, S, O)\) be a Maurer computer, and let \(O : S \rightarrow S\). Then the input region of \(O\), written \(\text{IR}(O)\), and the output region of \(O\), written \(\text{OR}(O)\), are the subsets of \(M\) defined as follows:

\[
\text{IR}(O) = \{ x \in M \mid \exists S_1, S_2 \in S \bullet (\forall z \in M \setminus \{x\} \bullet S_1(z) = S_2(z) \land \exists y \in \text{OR}(O) \bullet O(S_1)(y) \neq O(S_2)(y)) \},
\]

\[
\text{OR}(O) = \{ x \in M \mid \exists S \in S \bullet S(x) \neq O(S)(x) \}.^1
\]

\(\text{OR}(O)\) is the set of all memory elements that are possibly affected by \(O\); and \(\text{IR}(O)\) is the set of all memory elements that possibly affect elements of \(\text{OR}(O)\) under \(O\).

Let \((M, B, S, O)\) be a Maurer computer, let \(S_1, S_2 \in S\), and let \(O \in O\). Then \(S_1 \upharpoonright \text{IR}(O) = S_2 \upharpoonright \text{IR}(O)\) implies \(O(S_1) \upharpoonright \text{OR}(O) = O(S_2) \upharpoonright \text{OR}(O)\). In words, every operation transforms states that coincide on the input region of the operation to states that coincide on the output region of the operation. The second condition on the states of a Maurer computer is necessary for this fundamental property to hold. The first condition on the states of a Maurer computer could be relaxed somewhat (for more details, see \[21\]).

Let \((M, B, S, O)\) be a Maurer computer, let \(O \in O\), let \(M' \subseteq \text{OR}(O)\), and let \(M'' \subseteq \text{IR}(O)\). Then the region affecting \(M'\) under \(O\), written \(\text{RA}(M', O)\), and the region affected by \(M''\) under \(O\), written \(\text{AR}(M'', O)\), are the subsets of \(M\) defined as follows:

\[
\text{RA}(M', O) = \{ x \in \text{IR}(O) \mid \text{AR}(\{x\}, O) \cap M' \neq \emptyset \},
\]

\[
\text{AR}(M'', O) = \{ x \in \text{OR}(O) \mid \exists S_1, S_2 \in S \bullet (\forall z \in \text{IR}(O) \setminus M'' \bullet S_1(z) = S_2(z) \land O(S_1)(x) \neq O(S_2)(x)) \}.^1
\]

\(\text{AR}(M'', O)\) is the set of all elements of \(\text{OR}(O)\) that are possibly affected by

---

^1 The following precedence conventions are used in logical formulas. Operators bind stronger than predicate symbols, and predicate symbols bind stronger than logical connectives and quantifiers. Moreover, \(\neg\) binds stronger than \(\land\) and \(\lor\), and \(\land\) and \(\lor\) bind stronger than \(\Rightarrow\) and \(\Leftrightarrow\). Quantifiers are given the smallest possible scope.
the elements of $M'$ under $O$; and $RA(M', O)$ is the set of all elements of $IR(O)$ that possibly affect elements of $M'$ under $O$.

In [21], Maurer gives many results about the relation between the input region and output region of operations, the composition of operations, the decomposition of operations and the existence of operations with specified input, output and affected regions. In [10], we summarize the main results. Recently, a revised and expanded version of [21], which includes all the proofs, has appeared in [22].

3 Basic Thread Algebra

In this section, we review BTA (Basic Thread Algebra), a form of process algebra which is tailored to the description of the behaviour of deterministic sequential programs under execution. The behaviours concerned are called threads.

In BTA, it is assumed that there is a fixed but arbitrary set of basic actions $\mathcal{A}$ with $\tau \notin \mathcal{A}$. We write $\mathcal{A}_\tau$ for $\mathcal{A} \cup \{\tau\}$. BTA has the following constants and operators:

- the deadlock constant $D$;
- the termination constant $S$;
- for each $a \in \mathcal{A}_\tau$, a binary postconditional composition operator $\cdot \preceq a \succeq \cdot$.

We use infix notation for postconditional composition. We introduce action prefixing as an abbreviation: $a \circ p$, where $p$ is a term of BTA, abbreviates $p \preceq a \succeq p$.

The intuition is that each basic action performed by a thread is taken as a command to be processed by the execution environment of the thread. The processing of a command may involve a change of state of the execution environment. At completion of the processing of the command, the execution environment produces a reply value. This reply is either $T$ or $F$ and is returned to the thread concerned. Let $p$ and $q$ be closed terms of BTA. Then $p \preceq a \succeq q$ will perform action $a$, and after that proceed as $p$ if the processing of $a$ leads to the reply $T$ (called a positive reply) and proceed as $q$ if the processing of $a$ leads to the reply $F$ (called a negative reply). The action $\tau$ plays a special role. Its execution will never change any state and always produces a positive reply.

BTA has only one axiom. This axiom is given in Table 1. Using the abbreviation introduced above, axiom T1 can be written as follows: $x \preceq \tau \succeq y = \tau \circ x$. 

6
A recursive specification over BTA is a set of equations $E = \{ X = t_X \mid X \in V \}$, where $V$ is a set of variables and each $t_X$ is a term of BTA that only contains variables from $V$. We write $V(E)$ for the set of all variables that occur on the left-hand side of an equation in $E$. Let $t$ be a term of BTA containing a variable $X$. Then an occurrence of $X$ in $t$ is guarded if $t$ has a subterm of the form $t' \preceq a \succeq t''$ containing this occurrence of $X$. A recursive specification $E$ is guarded if all occurrences of variables in the right-hand sides of its equations are guarded or it can be rewritten to such a recursive specification using the equations of $E$. We are only interested in models of BTA in which guarded recursive specifications have unique solutions, such as the projective limit model of BTA presented in [2,3]. A thread that is the solution of a finite guarded recursive specification over BTA is called a finite-state thread.

We extend BTA with guarded recursion by adding constants for solutions of guarded recursive specifications and axioms concerning these additional constants. For each guarded recursive specification $E$ and each $X \in V(E)$, we add a constant standing for the unique solution of $E$ for $X$ to the constants of BTA. The constant standing for the unique solution of $E$ for $X$ is denoted by $\langle X \mid E \rangle$. Moreover, we use the following notation. Let $t$ be a term of BTA and $E$ be a guarded recursive specification. Then we write $\langle t \mid E \rangle$ for $t$ with, for all $X \in V(E)$, all occurrences of $X$ in $t$ replaced by $\langle X \mid E \rangle$. We add the axioms for guarded recursion given in Table 2 to the axioms of BTA. In this table, $X$, $t_X$ and $E$ stand for an arbitrary variable, an arbitrary term of BTA and an arbitrary guarded recursive specification, respectively. Side conditions are added to restrict the variables, terms and guarded recursive specifications for which $X$, $t_X$ and $E$ stand. The additional axioms for guarded recursion are known as the recursive definition principle (RDP) and the recursive specification principle (RSP). The equations $\langle X \mid E \rangle = \langle t_X \mid E \rangle$ for a fixed $E$ express that the constants $\langle X \mid E \rangle$ make up a solution of $E$. The conditional equations $E \Rightarrow X = \langle X \mid E \rangle$ express that this solution is the only one.

We often write $X$ for $\langle X \mid E \rangle$ if $E$ is clear from the context. It should be borne in mind that, in such cases, we use $X$ as a constant.

The projective limit characterization of process equivalence on threads is based

<table>
<thead>
<tr>
<th>Table 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Axiom of BTA</td>
</tr>
<tr>
<td>$x \preceq \tau \succeq y = x \preceq \tau \succeq x$</td>
</tr>
<tr>
<td>T1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Axioms for guarded recursion</td>
</tr>
<tr>
<td>$\langle X \mid E \rangle = \langle t_X \mid E \rangle$ if $X = t_X \in E$</td>
</tr>
<tr>
<td>$E \Rightarrow X = \langle X \mid E \rangle$ if $X \in V(E)$</td>
</tr>
</tbody>
</table>
Table 3
Approximation induction principle

<table>
<thead>
<tr>
<th>Equation</th>
<th>P0</th>
<th>P1</th>
<th>P2</th>
<th>P3</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \pi_0(x) = D )</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( \pi_{n+1}(S) = S )</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( \pi_{n+1}(D) = D )</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( \pi_{n+1}(x \leq a \geq y) = \pi_n(x) \leq a \geq \pi_n(y) )</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( \land_{n \geq 0} \pi_n(x) = \pi_n(y) \Rightarrow x = y )</td>
<td></td>
<td></td>
<td></td>
<td>AIP</td>
</tr>
</tbody>
</table>

on the notion of a finite approximation of depth \( n \). When for all \( n \) these approximations are identical for two given threads, both threads are considered identical. This is expressed by the infinitary conditional equation AIP (Approximation Induction Principle) given in Table 3. Here, following [2,3], approximation of depth \( n \) is phrased in terms of a unary projection operator \( \pi_n(\_). \) The projection operators are defined inductively by means of equations P0–P3 given in Table 3. In this table, \( a \) stands for an arbitrary member of \( \mathcal{A}_{\text{tau}} \). It happens that RSP follows from AIP.

The structural operational semantics of BTA and its extensions with guarded recursion and projection can be found in [11,10].

Henceforth, we write \( \mathcal{T}_{\text{finrec}} \) for the set of all terms of BTA with recursion in which no constants \( \langle X | E \rangle \) for infinite \( E \) occur, and \( \mathcal{T}_{\text{finrec}} \) for the set of all closed terms of BTA with recursion in which no constants \( \langle X | E \rangle \) for infinite \( E \) occur. We write \( \mathcal{T}_{\text{finrec}}(A) \), where \( A \subseteq \mathcal{A} \), for the set of all closed terms from \( \mathcal{T}_{\text{finrec}} \) that only contain basic actions from \( A \). We write \( p \in p' \), where \( p, p' \in \mathcal{T}_{\text{finrec}} \), to indicate that \( p \) is a subterm of a term \( p'' \in \mathcal{T}_{\text{finrec}} \) for which \( p' = p'' \) is derivable from RDP.

4 Interleaving of Threads and Thread Forking

In this section, we extend BTA with an operator for interleaving of threads that supports thread forking.

It is assumed that the collection of threads to be interleaved takes the form of a sequence of threads, called a thread vector. Strategic interleaving operators turn a thread vector of arbitrary length into a single thread. This single thread obtained via a strategic interleaving operator is also called a multi-thread. Formally, however multi-threads are threads as well.

Several kinds of strategic interleaving have been elaborated in earlier work, see e.g. [11]. In this paper, we only cover one of the simplest interleaving strategies, namely cyclic interleaving with perfect forking. Cyclic interleaving
Table 4
Axioms for cyclic interleaving with perfect forking

<table>
<thead>
<tr>
<th>Axiom</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$|f(\langle \rangle) = S|$</td>
<td>CSIf1</td>
</tr>
<tr>
<td>$|f(\langle S \rangle \bowtie \alpha) = |f(\alpha)|$</td>
<td>CSIf2</td>
</tr>
<tr>
<td>$|f(\langle D \rangle \bowtie \alpha) = SD(|f(\alpha)|)|$</td>
<td>CSIf3</td>
</tr>
<tr>
<td>$|f(\langle x \leq a \geq y \rangle \bowtie \alpha) = |f(\alpha \bowtie \langle x \rangle) \leq a \geq |f(\alpha \bowtie \langle y \rangle)|$</td>
<td>CSIf4</td>
</tr>
<tr>
<td>$|f(\langle x \leq nt(n) \geq y \rangle \bowtie \alpha) = tau \circ |f(\alpha \bowtie \langle \phi(n) \rangle \bowtie \langle x \rangle)|$</td>
<td>CSIf5</td>
</tr>
</tbody>
</table>

Table 5
Axioms for deadlock at termination

<table>
<thead>
<tr>
<th>Axiom</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$SD(S) = D$</td>
<td>S2D1</td>
</tr>
<tr>
<td>$SD(D) = D$</td>
<td>S2D2</td>
</tr>
<tr>
<td>$SD(x \leq a \geq y) = SD(x) \leq a \geq SD(y)$</td>
<td>S2D3</td>
</tr>
</tbody>
</table>

basically operates as follows: at each stage of the interleaving, the first thread in the thread vector gets a turn to perform a basic action and then the thread vector undergoes cyclic permutation. We mean by cyclic permutation of a thread vector that the first thread in the thread vector becomes the last one and all others move one position to the left. If one thread in the thread vector deadlocks, the whole does not deadlock till all others have terminated or deadlocked. An important property of cyclic interleaving is that it is fair, i.e. there will always come a next turn for all active threads.

It is assumed that a fixed but arbitrary thread forking function $\phi : N \to T_{\text{finrec}}$, where $N \subseteq \mathbb{N}$, has been given. Moreover, it is assumed that $nt(n) \in A$ for all $n \in \text{dom}(\phi)$. The basic action $nt(n)$ represents the act of forking off thread $\phi(n)$. We consider the case where forking off a thread will never be blocked or fail. Therefore, it always produces a positive reply. The action $\tau$ arises as the residue of forking off a thread. We write $NT$ for the set \{nt(n) | n \in \text{dom}(\phi)\}.

The strategic interleaving operator for cyclic interleaving with perfect forking is denoted by $\|f(\_\_\)\|$. The axioms for cyclic interleaving with perfect forking are given in Table 4.\(^2\)

In CSIf3, the auxiliary deadlock at termination operator $SD(\_\_\)\|$ is used. It turns termination into deadlock. Its axioms are given in Table 5. In Table 4, $a$ stands for an arbitrary member of $A_{\text{tau}} \setminus NT$.

In [11], we treat several strategies for cyclic interleaving with forking. All of them deal with cases where forking may be blocked and/or may fail. We believe

\(^2\) We write $\langle \rangle$ for the empty sequence, $\langle d \rangle$ for the sequence having $d$ as sole element, and $\alpha \bowtie \beta$ for the concatenation of finite sequences $\alpha$ and $\beta$. We assume the usual laws for concatenation of finite sequences.
that perfect forking is a suitable abstraction when studying the simulation of Turing machines.

The structural operational semantics for cyclic interleaving without forking is given in [11,10]. The adaptation to the case with perfect forking is obvious.

5 Applying Threads to Maurer Machines

In this section, we introduce Maurer machines and add for each Maurer machine $H$ a binary apply operator $\cdot H$ to BTA.

A Maurer machine is a tuple $H = (M, B, S, O, A, [\cdot])$, where $(M, B, S, O)$ is a Maurer computer and:

- $A \subseteq A \setminus \mathcal{NT}$;
- $[\cdot] : A \to (O \times M)$.

The members of $A$ are called the basic actions of $H$, and $[\cdot]$ is called the basic action interpretation function of $H$. $A$ and $[\cdot]$ constitute the interface between the Maurer computer and its environment.

The apply operators associated with Maurer machines are related to the apply operators introduced in [12]. They allow for threads to transform states of the associated Maurer machine by means of its operations. Such state transformations produce either a state of the associated Maurer machine or the undefined state $\uparrow$. It is assumed that $\uparrow$ is not a state of any Maurer machine.

We extend function restriction to $\uparrow$ by stipulating that $\uparrow | M = \uparrow$ for any set $M$. The first operand of the apply operator $\cdot H$ associated with Maurer machine $H = (M, B, S, O, A, [\cdot])$ must be a term from $T_{\text{finrec}}(A)$ and its second argument must be a state from $S \cup \{\uparrow\}$.

Let $H = (M, B, S, O, A, [\cdot])$ be a Maurer machine, let $p \in T_{\text{finrec}}(A)$, and let $S \in S$. Then $p \cdot H S$ is the state from $S$ that results if all basic actions performed by thread $p$ are processed by the Maurer machine $H$ beginning in state $S$. Moreover, let $(O_a, m_a) = [a]$ for all $a \in A$. Then the processing of a basic action $a$ by $H$ amounts to a state change according to the operation $O_a$. In the resulting state, the reply produced by $H$ is contained in memory element $m_a$. If $p$ is $S$, then there will be no state change. If $p$ is $\text{D}$, then the result is $\uparrow$.

Let $H = (M, B, S, O, A, [\cdot])$ be a Maurer machine, and let $(O_a, m_a) = [a]$ for

\[10\]
is defined by the equations given in

<table>
<thead>
<tr>
<th>Table 6</th>
</tr>
</thead>
<tbody>
<tr>
<td>Defining equations for apply operator</td>
</tr>
<tr>
<td>$x \cdot_H \uparrow = \uparrow$</td>
</tr>
<tr>
<td>$S \cdot_H S = S$</td>
</tr>
<tr>
<td>$D \cdot_H S = \uparrow$</td>
</tr>
<tr>
<td>$(\tau \circ x) \cdot_H S = x \cdot_H S$</td>
</tr>
<tr>
<td>$(x \leq a \geq y) \cdot_H S = x \cdot_H O_a(S)$ if $O_a(S)(m_a) = T$</td>
</tr>
<tr>
<td>$(x \leq a \geq y) \cdot_H S = y \cdot_H O_a(S)$ if $O_a(S)(m_a) = F$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rule for divergence</td>
</tr>
<tr>
<td>$\Lambda_{a \geq 0} \pi_n(x) \cdot_H S = \uparrow \Rightarrow x \cdot_H S = \uparrow$</td>
</tr>
</tbody>
</table>

all $a \in A$. Then the apply operator $- \cdot_H -$ is defined by the equations given in Table 6 and the rule given in Table 7. In these tables, $a$ stands for an arbitrary member of $A$ and $S$ stands for an arbitrary member of $S$.

Let $H = (M, B, S, O, A, [\_])$ be a Maurer machine, let $p \in T_{\text{finrec}}(A)$, and let $S \in S$. Then $p$ converges from $S$ on $H$ if there exists an $n \in \mathbb{N}$ such that $\pi_n(p) \cdot_H S \neq \uparrow$. We say that $p$ diverges from $S$ on $H$ if $p$ does not converge from $S$ on $H$. The rule from Table 7 can be read as follows: if $x$ diverges from $S$ on $H$, then $x \cdot_H S$ equals $\uparrow$.

We introduce some auxiliary notions, which are useful in proofs.

Let $H = (M, B, S, O, A, [\_])$ be a Maurer machine, and let $(O_a, m_a) = [a]$ for all $a \in A$. Then the step relation $- \vdash_H -$ is inductively defined as follows:

- if $p = \tau \circ p'$, then $(p, S) \vdash_H (p', S)$;
- if $O_a(S)(m_a) = T$ and $p = p' \leq a \geq p''$, then $(p, S) \vdash_H (p', O_a(S))$;
- if $O_a(S)(m_a) = F$ and $p = p' \leq a \geq p''$, then $(p, S) \vdash_H (p'', O_a(S))$.

We have that $(p, S) \vdash_H (p', S')$ implies $p \cdot_H S = p' \cdot_H S'$.

Let $H = (M, B, S, O, A, [\_])$ be a Maurer machine. Then a full path in $- \vdash_H -$ is one of the following:

- a finite path $\langle(p_0, S_0), \ldots, (p_n, S_n)\rangle$ in $- \vdash_H -$ such that there does not exist a $(p_{n+1}, S_{n+1}) \in T_{\text{finrec}}(A) \times S$ with $(p_n, S_n) \vdash_H (p_{n+1}, S_{n+1})$;
- an infinite path $\langle(p_0, S_0), (p_1, S_1), \ldots\rangle$ in $- \vdash_H -$.

Moreover, let $p \in T_{\text{finrec}}(A)$, and let $S \in S$. Then the full path of $(p, S)$ on $H$ is the unique full path in $- \vdash_H -$ from $(p, S)$. If $p$ converges from $S$ on $H$, then
the full path of \((p, S)\) on \(H\) is called the \textit{computation} of \((p, S)\) on \(H\).

Let \(H = (M, B, S, O, A, \llbracket . \rrbracket)\) be a Maurer machine, and let \(p \in T_{\text{finrec}}(A)\) and \(S \in \mathcal{S}\) be such that \(p\) converges from \(S\) on \(H\). Then we write \(\|(p, S)\|_H\) for the least \(n \in \mathbb{N}\) such that \(\pi_n(p) \bullet_H S \neq \uparrow\). The computation of \((p, S)\) on \(H\) is a full path of length \(\|(p, S)\|_H\) from \((p, S)\) to \((S, p \bullet_H S)\). So, although \(\|(p, S)\|_H\) is not defined in terms of the computation of \((p, S)\) on \(H\), it is the length of the computation of \((p, S)\) on \(H\).

Henceforth, we write \(\vdash^*_H \_\) for the reflexive and transitive closure of \(\vdash_H \_\).

6 Representation of Threads

In this section, we make precise how to represent threads in the memory of a Maurer machine.

It is assumed that a fixed but arbitrary finite set \(M_{\text{thr}}\) and a fixed but arbitrary bijection \(m_{\text{thr}} : [0, \text{card}(M_{\text{thr}}) - 1] \rightarrow M_{\text{thr}}\) have been given. \(M_{\text{thr}}\) is called the \textit{thread memory}. We write \(\text{size}(M_{\text{thr}})\) for \(\text{card}(M_{\text{thr}})\). Let \(n, n' \in [0, \text{size}(M_{\text{thr}}) - 1]\) be such that \(n \leq n'\). Then, we write \(M_{\text{thr}}[n]\) for \(m_{\text{thr}}(n)\), and \(M_{\text{thr}}[n, n']\) for \(\{m_{\text{thr}}(k) | n \leq k \leq n'\}\).

The thread memory is a memory of which the elements can be addressed by means of members of \([0, \text{size}(M_{\text{thr}}) - 1]\). We write \(MA_{\text{thr}}\) for \([0, \text{size}(M_{\text{thr}}) - 1]\). The thread memory elements are meant for containing the representations of nodes that form part of a simple graph representation of a thread. Here, the representation of a node is either \(S\) or \(D\) or a triple consisting of a basic action \(A\) and two members of \(MA_{\text{thr}}\) addressing thread memory elements containing representations of other nodes.

Let \(n, n' \in MA_{\text{thr}}\) be such that \(n \leq n'\). Then, we write \(B_{\text{thr}}[n, n']\) for \(\{S, D\} \cup ([n, n'] \times A \times [n, n'])\). We write \(B_{\text{thr}}\) for \(B_{\text{thr}}[0, \text{size}(M_{\text{thr}}) - 1]\). \(B_{\text{thr}}\) is called the \textit{thread memory base set}. We write \(S_{\text{thr}}\) for the set of all functions \(S_{\text{thr}} : M_{\text{thr}} \rightarrow B_{\text{thr}}\).

Let \(p \in T_{\text{finrec}}\) be a term not containing \texttt{tau}. Then the \textit{nodes of the graph representation} of \(p\), written \(\text{Nodes}(p)\), is the smallest subset of \(T_{\text{finrec}}\) such that:

- \(p \in \text{Nodes}(p)\);
- if \(p' \preceq a \succeq p'' \in \text{Nodes}(p)\), then \(p', p'' \in \text{Nodes}(p)\);
- if \(\{X_0|\{X_0 = t_0, \ldots, X_n = t_n\}\} \in \text{Nodes}(p)\), \(\{t_0|\{X_0 = t_0, \ldots, X_n = t_n\}\} \equiv p' \preceq a \succeq p''\), then \(p', p'' \in \text{Nodes}(p)\).
We write $size(p)$ for $\text{card}(\text{Nodes}(p))$.

It is assumed that for all $p \in \mathcal{T}_{\text{finrec}}$, a fixed but arbitrary bijection $node_p : [0, size(p) - 1] \rightarrow \text{Nodes}(p)$ with $node_p(0) = p$ has been given.

Let $p \in \mathcal{T}_{\text{finrec}}$ be a term not containing $\text{tau}$, with $size(p) \leq size(M_{\text{thr}})$. Then the stored graph representation of $p$, written $s_{\text{thr}}(p)$, is the unique function $s_{\text{thr}} : M_{\text{thr}}[0, size(p) - 1] \rightarrow B_{\text{thr}}[0, size(p) - 1]$ such that for all $n \in [0, size(p) - 1]$, $s_{\text{thr}}(M_{\text{thr}}[n]) = \text{nrepr}_p(node_p(n))$, where $\text{nrepr}_p : \text{Nodes}(p) \rightarrow B_{\text{thr}}[0, size(p) - 1]$ is defined as follows:

$$\text{nrepr}_p(S) = S,$$

$$\text{nrepr}_p(D) = D,$$

$$\text{nrepr}_p(p' \leq a \geq p'') = (node_p^{-1}(p'), a, node_p^{-1}(p'')),$$

$$\text{nrepr}_p(\langle X_0 | \{ X_0 = t_0, \ldots, X_n = t_n \} \rangle) = \text{nrepr}_p(t_0 | \{ X_0 = t_0, \ldots, X_n = t_n \}).$$

We call $s_{\text{thr}}(p)$ a stored thread.

Notice that $s_{\text{thr}}(p)$ is not defined for $p$ with $size(p) > size(M_{\text{thr}})$. The size of the thread memory restricts the threads that can be stored.

In [3], program algebra and a hierarchy of program notations for finite-state threads rooted in program algebra are introduced. Those program notations permit a more efficient stored representation of threads than the one obtained by $s_{\text{thr}}$ (see also [10]). Moreover, the lower-level program notations, which are close to existing assembly languages, bring with them test and jump instructions. That makes such a program notation useful when investigating issues related to instruction processing, such as pipelining (see also [4]). However, such a program notation would lead to needless complications when investigating ways to simulate Turing machines on Maurer machines. Therefore, we refrain from introducing such a program notation in this paper.

7 Turing Machines

In this section, we define a kind of Turing machines which is at least as powerful as the kinds of Turing machines that are nowadays often considered as standard (cf. [20,18]). That is, each Turing machine of those kinds can be simulated by a Turing machine of the kind defined here. The Turing machines of the kind defined here, called simple Turing machines, are closer to the ones proposed by Turing in [24].
First we give an intuitive description of a simple Turing machine. A simple Turing machine consists of a finite-state control, a one-way infinite tape and a tape head. The control can be in any of a finite number of states. The tape is divided into a countably infinite number of cells. Each cell can hold any one of a finite number of tape symbols. One of the tape symbols is the blank symbol \( \Box \). The tape head is always positioned at one of the tape cells. A simple Turing machine makes steps based on its current state and the tape symbol held in the cell at which the tape head is positioned. In one step it changes state and either overwrites the cell at which the tape head is positioned with some tape symbol or moves the tape head left or right one cell (but not both).

We will fix on \( \{0, 1, \Box\} \) for the set of tape symbols. We write \( \mathbb{B}_{\text{tape}} \) for the set \( \{0, 1, \Box\} \). We use the direction symbols \( L \) and \( R \), and the halt symbol \( H \). The symbols \( L, R \) and \( H \) are no tape symbols. We write \( \mathbb{D}_{\text{hd}} \) for the set \( \{L, R\} \).

A simple Turing machine \( T \) consists of the following components:

- a finite set \( Q \);  
- a function \( \delta : Q \times \mathbb{B}_{\text{tape}} \to Q \times (\mathbb{B}_{\text{tape}} \cup \mathbb{D}_{\text{hd}} \cup \{H\}) \);  
- an element \( q^0 \in Q \).

The members of \( Q \) are called the states, \( \delta \) is called the transition function, and \( q^0 \) is called the initial state.

A contents of the tape of a simple Turing machine is a function \( \tau : \mathbb{N} \to \mathbb{B}_{\text{tape}} \) for which there exists an \( n \in \mathbb{N} \) such that for all \( m \in \mathbb{N} \) with \( m \geq n \), \( \tau(m) = \Box \). We write \( \mathcal{C}_{\text{tape}} \) for the set of all such functions.

Let \( T = (Q, \delta, q^0) \) be a simple Turing machine. Then a configuration of \( T \) is a triple \( (q, \tau, i) \), where \( q \in Q \), \( \tau \in \mathcal{C}_{\text{tape}} \) and \( i \in \mathbb{N} \). If \( q = q^0 \), then \( (q, \tau, i) \) is an initial configuration of \( T \). If \( \delta(q, \tau(i)) = (q', H) \) for some \( q' \in Q \), then \( (q, \tau, i) \) is a terminal configuration of \( T \). Let \( (q, \tau, i) \) and \( (q', \tau', i') \) be configurations of \( T \). Then \( (q', \tau', i') \) is next to \( (q, \tau, i) \) in \( T \) if for some \( s' \in \mathbb{B}_{\text{tape}} \cup \mathbb{D}_{\text{hd}} \) such that \( s' \neq L \) if \( i = 0 \):

\[
\delta(q, \tau(i)) = (q', s') ,
\]

for all \( j \in \mathbb{N} \):

\[
\tau'(j) = s' \quad \text{if} \quad i = j \land s' \in \mathbb{B}_{\text{tape}} ,
\]

\[
\tau'(j) = \tau(j) \quad \text{if} \quad i = j \land s' \in \mathbb{D}_{\text{hd}} ,
\]

\[
\tau'(j) = \tau(j) \quad \text{if} \quad i \neq j ,
\]

14
and

\[ i' = i \quad \text{if} \quad s' \in \mathcal{B}_{\text{tape}}, \]
\[ i' = i - 1 \quad \text{if} \quad s' = L, \]
\[ i' = i + 1 \quad \text{if} \quad s' = R. \]

Let \( T = (Q, \delta, q^0) \) be a simple Turing machine. Then the step relation \( \vdash_T \subseteq (Q \times \mathcal{C}_{\text{tape}} \times \mathbb{N}) \times (Q \times \mathcal{C}_{\text{tape}} \times \mathbb{N}) \) is defined by \( (q, \tau, i) \vdash_T (q', \tau', i') \) iff \( (q', \tau', i') \) is next to \( (q, \tau, i) \) in \( T \). A computation of \( T \) is a finite path \( \langle (q_0, \tau_0, i_0), \ldots, (q_n, \tau_n, i_n) \rangle \) in \( \vdash_T \) such that \( (q_0, \tau_0, i_0) \) is an initial configuration of \( T \) and \( (q_n, \tau_n, i_n) \) is a terminal configuration of \( T \).

**Example 1** Consider the simple Turing machine \( (Q, \delta, q^0) \), where:

\[
Q = \{ q_0, q_1 \}, \\
\delta(q_0, 0) = (q_1, 1), \\
\delta(q_0, 1) = (q_1, 0), \\
\delta(q_0, \boxempty) = (q_0, \text{H}), \\
\delta(q_1, 0) = (q_0, \text{R}), \\
\delta(q_1, 1) = (q_0, \text{R}), \\
\delta(q_1, \boxempty) = (q_0, \text{R}), \\
q^0 = q_0.
\]

This is a simple Turing machine that, starting from the initial head position, overwrites cells that hold 0 with 1 and cells that hold 1 with 0 and halts when the first cell holding \( \boxempty \) is reached.

In the case of a simple Turing machine, the set of tape symbols is invariably \( \mathcal{B}_{\text{tape}} \), the tape is a one-way infinite tape, in each step either a tape cell is overwritten or the tape head is moved (but not both), input symbols are not distinguished and accepting states are not distinguished (for the roles of input symbols and accepting states, see e.g. [18]). The definitions given above can easily be adapted to the cases where the set of tape symbols is an arbitrary finite set, the tape is a two-way infinite tape, in each step made both a cell is overwritten and the tape head is moved, input symbols are distinguished and/or accepting states are distinguished. However, it happens that each Turing machine of the kinds resulting from such adaptations can

\[ \text{We interpret the usual remark “no left move is permitted when the read-write head is at the [left] boundary” (see e.g. [20]) as “when the read-write head is at the left boundary, a left move impedes making a step but does not give rise to halting”}. \]
be simulated by a simple Turing machine (for details, see e.g. [16,14,20,18]). Hence, if each simple Turing machine can be simulated on a Maurer machine, then each Turing machine of those other kinds can be simulated on a Maurer machine as well.

We say that a simple Turing machine \( T \) can be simulated on a Maurer machine \( H = (M, B, \mathcal{S}, \mathcal{O}, A, \left[ \_ \right]) \) if there exists a thread \( p \in T_{\text{finrec}}(A) \) such that for all computations \( c \) of \( T \), there exists a state \( S \in \mathcal{S} \) such that the computation of \((p, S)\) on \( H \) simulates the computation \( c \). Here, simulation of computations is meant in the sense of automata theory [20,18].

8 Simulation of Turing Machines

In this section, we show the most obvious way to simulate simple Turing machines on a Maurer machine. Henceforth, simple Turing machines will shortly be called Turing machines.

Assume that a fixed but arbitrary countably infinite set \( M_{\text{tape}} \) and a fixed but arbitrary bijection \( m_{\text{tape}} : \mathbb{N} \to M_{\text{tape}} \) have been given. \( M_{\text{tape}} \) is called a tape memory. Let \( n \in \mathbb{N} \). Then we write \( M_{\text{tape}}[n] \) for \( m_{\text{tape}}(n) \).

The tape memory is an infinite memory of which the elements can be addressed by means of members of \( \mathbb{N} \). The elements of the tape memory contain 0, 1 or \( \square \). We write \( \mathcal{S}_{\text{tape}} \) for the set of all functions \( S_{\text{tape}} : M_{\text{tape}} \to B_{\text{tape}} \) for which there exists an \( n \in \mathbb{N} \) such that for all \( m \in \mathbb{N} \) with \( m \geq n \), \( S_{\text{tape}}(M_{\text{tape}}[m]) = \square \).

The Maurer machines \( M_T, M'_T \) and \( M''_T \) defined in this paper would not be Maurer machines if \( \mathcal{S}_{\text{tape}} \) was simply the set of all functions \( S_{\text{tape}} : M_{\text{tape}} \to B_{\text{tape}} \), for Maurer machines may not have states that differ in the contents of infinitely many memory elements.

The memory of the Maurer machine \( M_T \) used to simulate Turing machines consists of a tape memory \( (M_{\text{tape}}) \), a head position register (head) and a reply register (rr). Its operation set consists of two test operations \( (O_{\text{test}:0}, O_{\text{test}:1}) \), two write operations \( (O_{\text{write}:0}, O_{\text{write}:1}) \) and two move head operations \( (O_{\text{movel}}, O_{\text{mover}}) \). The basic actions of \( M_T \) are \text{test}:0, \text{test}:1, \text{write}:0, \text{write}:1, \text{movel} \) and \text{mover}. They are associated with the operations \( O_{\text{test}:0}, O_{\text{test}:1}, O_{\text{write}:0}, O_{\text{write}:1}, O_{\text{movel}} \) and \( O_{\text{mover}} \), respectively.

The tape memory \( M_{\text{tape}} \) corresponds to the tape of a Turing machine. The head position register head is meant for containing the address of the tape memory element that corresponds to the tape cell at which the tape head is positioned. The reply register rr is the memory element in which the reply
produced by the operations of $M_T$ is stored. The test operations $O_{test:0}$ and $O_{test:1}$ are meant for determining which tape symbol is held in the tape memory element of which the address is contained in $\text{head}$, the write operations $O_{write:0}$ and $O_{write:1}$ are meant for overwriting the tape memory element of which the address is contained in $\text{head}$ with some tape symbol, and the move operations $O_{mover}$ and $O_{movel}$ are meant for decrementing and incrementing, respectively, the address contained in $\text{head}$ by one.

It is assumed that $test:s, write:s \in A$, for all $s \in B_{tape}$, and $mover, movel \in A$.

$M_T$ is the Maurer machine $(M, B, S, O, A, [\_])$ such that

\[
M = M_{tape} \cup \{\text{head, rr}\}, \\
B = B_{tape} \cup \mathbb{N} \cup \mathbb{B}, \\
S = \{S : M \rightarrow B \mid S \upharpoonright M_{tape} \in S_{tape} \land S(\text{head}) \in \mathbb{N} \land S(\text{rr}) \in \mathbb{B}\}, \\
O = \{O_{test:s}, O_{write:s} \mid s \in B_{tape}\} \cup \{O_{mover}, O_{movel}\}, \\
A = \{test:s, write:s \mid s \in B_{tape}\} \cup \{mover, movel\}, \\
[a] = (O_a, rr) \quad \text{for all} \ a \in A.
\]

For each $s \in B_{tape}$, $O_{test:s}$ is the unique function from $S$ to $S$ such that for all $S \in S$:

\[
O_{test:s}(S) \upharpoonright M_{tape} = S \upharpoonright M_{tape}, \\
O_{test:s}(S)(\text{head}) = S(\text{head}), \\
O_{test:s}(S)(\text{rr}) = T \quad \text{if} \ S(M_{tape}[S(\text{head})]) = s, \\
O_{test:s}(S)(\text{rr}) = F \quad \text{if} \ S(M_{tape}[S(\text{head})]) \neq s;
\]

for each $s \in B_{tape}$, $O_{write:s}$ is the unique function from $S$ to $S$ such that for all $S \in S$ and $n \in \mathbb{N}$:

\[
O_{write:s}(S)(M_{tape}[S(\text{head})]) = s, \\
O_{write:s}(S)(M_{tape}[n]) = S(M_{tape}[n]) \quad \text{if} \ S(\text{head}) \neq n, \\
O_{write:s}(S)(\text{head}) = S(\text{head}), \\
O_{write:s}(S)(\text{rr}) = T;
\]

$O_{mover}$ is the unique function from $S$ to $S$ such that for all $S \in S$:

\[
O_{mover}(S) \upharpoonright M_{tape} = S \upharpoonright M_{tape}, \\
O_{mover}(S)(\text{head}) = S(\text{head}) + 1, \\
O_{mover}(S)(\text{rr}) = T;
\]
$O_{\text{movel}}$ is the unique function from $S$ to $S$ such that for all $S \in S$:

\[
\begin{align*}
O_{\text{movel}}(S) \upharpoonright M_{\text{tape}} &= S \upharpoonright M_{\text{tape}}, \\
O_{\text{movel}}(S)(\text{head}) &= S(\text{head}) - 1 \quad \text{if } S(\text{head}) > 0, \\
O_{\text{movel}}(S)(\text{head}) &= 0 \quad \text{if } S(\text{head}) = 0, \\
O_{\text{movel}}(S)(\text{rr}) &= T \quad \text{if } S(\text{head}) > 0, \\
O_{\text{movel}}(S)(\text{rr}) &= F \quad \text{if } S(\text{head}) = 0.
\end{align*}
\]

We write $S_{M_T}$ and $A_{M_T}$ for the set of states of $M_T$ and the set of basic actions of $M_T$, respectively.

A Turing thread is a constant $\langle X_0|X_0 = t_0, \ldots , X_n = t_n\rangle \in T_{\text{finrec}}$, where $t_0, \ldots , t_n$ are terms of the form $t \leq \text{test}:0 \geq (t' \leq \text{test}:1 \geq t'')$ with $t, t'$ and $t''$ of the form write:$s \circ X$ or mover $\circ X$ or $X \leq \text{movel} \geq D$ or $S$ ($s \in B_{\text{tape}}, X \in \{X_0, \ldots, X_n\}$).

A Turing thread corresponds to the finite-state control of a Turing machine. It can be obtained from the transition function of the Turing machine in question in the simple way described at the beginning of the proof of Theorem 2 below. We have $X \leq \text{movel} \geq D$ instead of $\text{movel} \circ X$ to deal with the exceptional case where head $= 0$: $X \leq \text{movel} \geq D$ corresponds to “when the tape head is at the left boundary, a left move impedes making a step but does not give rise to halting”. Each Turing machine can be simulated on the Maurer machine $M_T$ by means of a Turing thread $p \in T_{\text{finrec}}(A_{M_T})$. This is stated rigorously in the following theorem.

**Theorem 2** Let $T = (Q, \delta, q^0)$ be a Turing machine. Then there exists a Turing thread $p \in T_{\text{finrec}}(A_{M_T})$ such that for all computations $c$ of $T$, there exists an $S \in S_{M_T}$ such that the computation of $(p, S)$ on $M_T$ simulates $c$.

**PROOF.** Suppose that $Q = \{q_0, \ldots , q_n\}$. Let $E$ be the guarded recursive specification $\{X_i = t_i \leq \text{test}:0 \geq (t_{i+1} \leq \text{test}:1 \geq t_{i+2}) | 0 \leq i \leq n\}$, where

\[
\begin{align*}
t_{i0} &= \text{write}:s' \circ X_j & \text{if } \delta(q_i, s) = (q_j, s') \land s' \in B_{\text{tape}}, \\
t_{i1} &= \text{mover} \circ X_j & \text{if } \delta(q_i, s) = (q_j, R), \\
t_{i2} &= X_j \leq \text{movel} \geq D & \text{if } \delta(q_i, s) = (q_j, L), \\
t_{i3} &= S & \text{if } \exists q \in Q \cdot \delta(q_i, s) = (q, H).
\end{align*}
\]

Define $\phi : Q \rightarrow T_{\text{finrec}}(A_{M_T})$ by $\phi(q_i) = \langle X_i|E \rangle \ (0 \leq i \leq n)$. Clearly, $\phi(q_i)$ is a Turing thread. Define $\phi' : C_{\text{tape}} \times \mathbb{N} \rightarrow S_{M_T}$ by $\phi'(\tau, i)$ is the unique state $S \in S_{M_T}$ such that $S(M_{\text{tape}}[j]) = \tau(j)$ for all $j \in \mathbb{N}$, $S(\text{head}) = i$ and
\( S(\text{rr}) = T. \) Combine \( \phi \) and \( \phi' \) to \( \phi^*: Q \times C_{\text{tape}} \times \mathbb{N} \rightarrow T_{\text{finrec}}(A_{MT}) \times S_{MT} \) defined by \( \phi^*(q, \tau, i) = (\phi(q), \phi'(\tau, i)) \). Then we have \( (q, \tau, i) \vdash_T (q', \tau', i') \) iff \( \phi^*(q, \tau, i) \vdash (q', \tau', i') \). This is easily proved by distinction between the following cases: \( \delta(q, \tau(i)) \in Q \times B_{\text{tape}} \), \( \delta(q, \tau(i)) \in Q \times \{R\} \), \( \delta(q, \tau(i)) \in Q \times \{L\} \), \( \delta(q, \tau(i)) \in Q \times \{H\} \). It follows immediately that, if \( c = \langle (q_0, \tau_0, i_0), \ldots, (q_n, \tau_n, i_n) \rangle \) is a computation of \( T \), the computation of \( (\phi(q_0), \phi'(\tau_0, i_0)) \) on \( MT \) simulates \( c \). \( \square \)

**Example 3** Consider the Turing machine from Example 1. The Turing thread that corresponds to the finite-state control of this Turing machine is the constant \( \langle X_0|E \rangle \), where

\[
E = \{ X_0 = (\text{write}:1 \circ X_1) \triangleq \text{test}:0 \triangleright ((\text{write}:0 \circ X_1) \triangleq \text{test}:1 \triangleright S), \\
X_1 = (\text{mover} \circ X_0) \triangleq \text{test}:0 \triangleright ((\text{mover} \circ X_0) \triangleq \text{test}:1 \triangleright (\text{mover} \circ X_0)) \}.
\]

The guarded recursive specification \( E \) is obtained from the transition function of the Turing machine from Example 1 in the way described at the beginning of the proof of Theorem 2.

Looking at the operations used in the simulation of Turing machines on the Maurer machine \( MT \), we observe that the test operations \( O_{\text{test},s} \) have an infinite input region and a finite output region and that the write operations \( O_{\text{write},s} \) have a finite input region and an infinite output region. It is easy to see that these infinite regions are essential for many Turing machines. For example, consider the Turing machine from Example 1. This Turing machine overwrites cells that hold 0 with 1 and cells that hold 1 with 0 and halts when the first cell holding \( \square \) is reached. Infinite input and output regions are essential here because the first cell holding \( \square \) may occur anywhere on the tape and Turing machines have only a finite-state control. However, if we expand Turing threads to threads definable by infinite recursive specifications, we can simulate all Turing machines using test and write operations with a finite input region and a finite output region.

9 Using Operations with Finite Input & Output Regions

In order to simulate Turing machines using test and write operations with a finite input region and a finite output region, we have to adapt the Maurer machine \( MT \). Moreover, for each Turing machine, we have to adapt the corresponding Turing thread. It happens that the Turing threads can be adapted in a uniform way.
We adapt the Maurer machine $M_T$ by removing the head position register $\text{head}$ from the memory and the move head operations $O_{\text{movel}}$ and $O_{\text{mover}}$ from the operation set. In addition, we replace each test operation $O_{\text{test}:s:n}$ by a test operation $O_{\text{test}:s:n}$ for each $n \in \mathbb{N}$, and each write operation $O_{\text{write}:s:n}$ by a write operation $O_{\text{write}:s:n}$ for each $n \in \mathbb{N}$. We replace also the basic actions of $M_T$ by basic actions $\text{test} : s : n$ and $\text{write} : s : n$ for each $s \in B_{\text{tape}}$ and $n \in \mathbb{N}$. They are associated with the operations $O_{\text{test}:s:n}$ and $O_{\text{write}:s:n}$, respectively.

The adapted test operations $O_{\text{test}:0:n}$ and $O_{\text{test}:1:n}$ are meant for determining which tape symbol is held in the tape memory element of which the address is $n$. The adapted write operations $O_{\text{write}:0:n}$ and $O_{\text{write}:1:n}$ are meant for overwriting the tape memory element of which the address is $n$ with some tape symbol.

It is assumed that $\text{test} : s : n,\text{write} : s : n \in A$ for all $s \in B_{\text{tape}}$ and $n \in \mathbb{N}$.

$M'_T$ is the Maurer machine $(M, B, S, O, A, [\_])$ such that

- $M = M_{\text{tape}} \cup \{\text{rr}\}$,
- $B = B_{\text{tape}} \cup \mathbb{B}$,
- $S = \{S : M \to B \mid S \mid M_{\text{tape}} \in S_{\text{tape}} \land S(\text{rr}) \in \mathbb{B}\}$,
- $O = \{O_{\text{test}:s:n}, O_{\text{write}:s:n} \mid s \in B_{\text{tape}} \land n \in \mathbb{N}\}$,
- $A = \{\text{test} : s : n, \text{write} : s : n \mid s \in B_{\text{tape}} \land n \in \mathbb{N}\}$,
- $[a] = (O_a, \text{rr})$ for all $a \in A$.

For each $s \in B_{\text{tape}}$ and $n \in \mathbb{N}$, $O_{\text{test}:s:n}$ is the unique function from $S$ to $S$ such that for all $S \in S$:

- $O_{\text{test}:s:n}(S) \mid M_{\text{tape}} = S \mid M_{\text{tape}}$,
- $O_{\text{test}:s:n}(S)(\text{rr}) = T$ if $S(M_{\text{tape}}[n]) = s$,
- $O_{\text{test}:s:n}(S)(\text{rr}) = F$ if $S(M_{\text{tape}}[n]) \neq s$;

for each $s \in B_{\text{tape}}$ and $n \in \mathbb{N}$, $O_{\text{write}:s:n}$ is the unique function from $S$ to $S$ such that for all $S \in S$ and $m \in \mathbb{N}$:

- $O_{\text{write}:s:n}(S)(M_{\text{tape}}[n]) = s$,
- $O_{\text{write}:s:n}(S)(M_{\text{tape}}[m]) = S(M_{\text{tape}}[m])$ if $n \neq m$,
- $O_{\text{write}:s:n}(S)(\text{rr}) = T$.

We write $S_{M'_T}$ and $A_{M'_T}$ for the set of states of $M'_T$ and the set of basic actions of $M'_T$, respectively.
For each Turing machine, we have to adapt the corresponding Turing thread to the Maurer machine $M_T'$. Below, we describe the adaptation concerned in detail.

Let $\langle X_0 | E \rangle$, where $E = \{ X_0 = t_0, \ldots, X_n = t_n \}$, be a Turing thread, let $i \in \{0, \ldots, n\}$, and let $k \in \mathbb{N}$. Moreover, let $T_0$ be the set of all terms $t \in \mathbb{T}_{\text{finrec}}$ for which $t_0 = t$ is derivable from $E$, and let $T'_0$ be the set of all subterms of some term in $T_0$. Then the unary relation $\mathcal{H}^p_{X_i} \subseteq \mathbb{N}$ is defined by

$$\mathcal{H}^p_{X_i}(k) \iff \exists t \in T_0 \cdot \mathcal{H}^p_{X_i}(t, k),$$

where the auxiliary binary relation $\mathcal{H}^p_{X_i} \subseteq T'_0 \times (\mathbb{N} \cup \{-1\})$ is inductively defined as follows:

- if $X_i \in T'_0$, then $\mathcal{H}^p_{X_i}(X_i, 0)$;
- if $\mathcal{H}^p_{X_i}(t, l), \ t \not\subseteq \text{test}:s \supseteq t' \in T'_0$ and $l \geq 0$, then $\mathcal{H}^p_{X_i}(t \not\subseteq \text{test}:s \supseteq t', l)$;
- if $\mathcal{H}^p_{X_i}(t, l), \ t' \not\subseteq \text{test}:s \supseteq t \in T'_0$ and $l \geq 0$, then $\mathcal{H}^p_{X_i}(t' \not\subseteq \text{test}:s \supseteq t', l)$;
- if $\mathcal{H}^p_{X_i}(t, l), \ \text{write}:s \circ t \in T'_0$ and $l \geq 0$, then $\mathcal{H}^p_{X_i}(\text{write}:s \circ t, l)$;
- if $\mathcal{H}^p_{X_i}(t, l), \ \text{mover} \circ t \in T'_0$ and $l \geq 0$, then $\mathcal{H}^p_{X_i}(\text{mover} \circ t, l + 1)$;
- if $\mathcal{H}^p_{X_i}(t, l), t \not\subseteq \text{movel} \supseteq D \in T'_0$ and $l \geq 0$, then $\mathcal{H}^p_{X_i}(t \not\subseteq \text{movel} \supseteq D, l - 1)$.

$\mathcal{H}^p_{X_i}(k)$ indicates that, when $\langle X_0 | E \rangle$ at some stage proceeds as $\langle X_i | E \rangle$, $k$ is one of the possible head positions. The recursive specification $\psi(E)$ is inductively defined as follows:

- if $\mathcal{H}^p_{X_i}(k)$, then $X_{ik} = t_{ik} \in \psi(E)$,
  where $t_{ik}$ is obtained from $t_i$ by applying the following replacement rules:
  - $\text{test}:s$ is replaced by $\text{test}:s:k$;
  - $\text{write}:s \circ X_j$ is replaced by $\text{write}:s:k \circ X_{jk}$;
  - $\text{mover} \circ X_j$ is replaced by $X_{jl}$, where $l = k + 1$;
  - if $k \neq 0$, then $X_j \not\subseteq \text{movel} \supseteq D$ is replaced by $X_{jl}$, where $l = k - 1$;
  - if $k = 0$, then $X_j \not\subseteq \text{movel} \supseteq D$ is replaced by $D$.

We write $\psi(\langle X_0 | E \rangle)$ for $\langle X_00 | \psi(E) \rangle$.

The variables of a Turing thread $p$ correspond to the states of a Turing machine. If the head position is made part of the operations, a different copy of a state is needed for each different head position that may occur when the Turing machine enters that state. The variables of $\psi(p)$ correspond to those new states. Consequently, applying Turing thread $p$ to Maurer machine $M_T$ from some state of $M_T$ has the same effect as applying $\psi(p)$ to Maurer machine $M_T'$ from the corresponding state of $M_T'$. This is stated rigorously in the following theorem.

**Theorem 4** Let $p$ be a Turing thread, and let $S_0 \in S_{M_T}$ and $S'_0 \in S_{M_T'}$ be such
that $S_0 \upharpoonright (M_{\text{tape}} \cup \{\text{rr}\}) = S'_0$ and $S_0(\text{head}) = 0$. Then $(p \cdot M_T \cdot S_0) \upharpoonright (M_{\text{tape}} \cup \{\text{rr}\}) = \psi(p) \cdot M'_T \cdot S'_0$.

**PROOF.** It is easy to see that for all $S \in S_{M_T}$:

\[
\begin{align*}
O_{\text{test}:s}(S) \upharpoonright (M_{\text{tape}} \cup \{\text{rr}\}) &= O_{\text{test}:s:n}(S \upharpoonright (M_{\text{tape}} \cup \{\text{rr}\})) , \\
O_{\text{write}:s}(S) \upharpoonright (M_{\text{tape}} \cup \{\text{rr}\}) &= O_{\text{write}:s:n}(S \upharpoonright (M_{\text{tape}} \cup \{\text{rr}\})) , \\
O_{\text{mover}}(S) \upharpoontright M_{\text{tape}} &= S \upharpoontright M_{\text{tape}} , \\
O_{\text{movel}}(S) \upharpoontright M_{\text{tape}} &= S \upharpoontright M_{\text{tape}} ,
\end{align*}
\]

where $n = S(\text{head})$.

Let $(p_n, S_n)$ be the $n+1$-th element in the full path of $(p, S_0)$ on $M_T$ of which the first component equals $S$, $D$ or $q \leq \text{test}:0 \geq r$ for some $q, r \in T_{\text{finrec}}$, and let $(p'_n, S'_n)$ be the $n+1$-th element in the full path of $(\psi(p), (S_0 \upharpoonright (M_{\text{tape}} \cup \{\text{rr}\})))$ on $M'_T$ of which the first component equals $S$, $D$ or $q' \leq \text{test}:0:k \geq r'$ for some $k \in \mathbb{N}$ and $q', r' \in T_{\text{finrec}}$. Then, using the above equations, it is straightforward to prove by induction on $n$ that:

- $p_n = q \leq \text{test}:0 \geq r$ and $S_n(\text{head}) = k$ iff $p'_n = q' \leq \text{test}:0:k \geq r'$ with $q'$ and $r'$ obtained from $q$ and $r$ by applying the replacement rules given in the definition of $\psi$ above;
- $S_n \upharpoonright (M_{\text{tape}} \cup \{\text{rr}\}) = S'_n$.

(if $n < \| (p, S_0) \|_{M_T}$ in case $p$ converges from $S_0$ on $M_T$). From this, the theorem follows immediately. \(\square\)

Theorem 4 deals only with the case where the initial head position is 0. This is sufficient to conclude that each Turing machine can be simulated on the Maurer machine $M'_T$ by means of an adapted Turing thread, for each Turing machine can be simulated by a (simple) Turing machine of which the initial head position is restricted to 0.

**Example 5** Consider again the Turing machine from Example 1. The Turing thread that corresponds to the finite-state control of this Turing machine is given in Example 3. Adaptation of this Turing thread to the case where the head position is made part of the basic actions as described above yields the constant $(X'_{00} | E')$, where:

\[
E' = \{X_{0k} = (\text{write}:1:k \circ X_{1k}) \leq \text{test}:0:k \geq ((\text{write}:0:k \circ X_{1k}) \leq \text{test}:1:k \geq S) \mid k \in \mathbb{N}\}
\]

\[
\cup \{X_{1k} = X_{0l} \leq \text{test}:0:k \geq (X_{0l} \leq \text{test}:1:k \geq X_{0l}) \mid k, l \in \mathbb{N} \land l = k + 1\} .
\]
Clearly, the adapted thread $\langle X_{00}|E' \rangle$ is an infinite-state thread.

We will show in Section 10 that, when simulating Turing machines on a Maurer machine using test and write operations with a finite input region and a finite output region, we can get round infinite-state threads in the case of convergence.

Hitherto, the results concerning the simulation of Turing machines are closely related to well-known facts about Turing machines. In Maurer’s terminology, the facts concerned can be phrased as follows:

- the test operations implicitly performed on steps of a Turing machine have an infinite input region and a finite output region;
- the write operations implicitly performed on steps of a Turing machine have a finite input region and an infinite output region;
- these operations can be replaced by operations with a finite input region and a finite output region if we allow Turing machines with an infinite set of states.

10 Using a Multi-thread and Thread Forking

In this section, we show a way to simulate Turing machines on a Maurer machine using test and write operations with a finite input region and a finite output region that gets round infinite-state threads in the case of convergence. The basic ideas behind it are as follows:

- the thread corresponding to the finite-state control of the Turing machine in question is stored and then executed under control of a multi-thread that makes the head position part of the operations;
- this multi-thread forks off for every head position a control thread of itself on the head reaching the preceding position for the first time.

By using thread forking in this way, the execution remains controlled by a finite thread in the case of convergence. Although it is not necessary to get round infinite-state threads, the head position register \texttt{head} will be replaced by a countably infinite memory.

It is assumed that a fixed but arbitrary countably infinite set $M_{\text{hd}}$ and a fixed but arbitrary bijection $m_{\text{hd}} : \mathbb{N} \rightarrow M_{\text{hd}}$ have been given. $M_{\text{hd}}$ is called a head position memory. Let $n \in \mathbb{N}$. Then we write $M_{\text{hd}}[n]$ for $m_{\text{hd}}(n)$. $M_{\text{hd}}$ is an infinite memory of which the elements can be addressed by means of members of $\mathbb{N}$. The elements of $M_{\text{hd}}$ contain $T$ or $F$. We write $S_{\text{hd}}$ for the set of all functions $S_{\text{hd}} : M_{\text{hd}} \rightarrow \mathbb{B}$ for which there exists an $n \in \mathbb{N}$ such that

23
$S_{\text{hd}}(M_{\text{hd}}[n]) = T$ and for all $m \in \mathbb{N}$ with $m \neq n$, $S_{\text{hd}}(M_{\text{hd}}[m]) = F$. $M_{\text{hd}}$ will be used in such a way that the head position is always the unique $n$ for which $M_{\text{hd}}[n]$ contains $T$. The memory of the simulating Maurer machine remains countably infinite if head is replaced by $M_{\text{hd}}$. The replacement achieves that, for each memory element, all possible contents belong to a finite set.

The Maurer machine $M''_T$ defined below would not be a Maurer machine if $S_{\text{hd}}$ was simply the set of all functions $S_{\text{hd}} : M_{\text{hd}} \rightarrow \mathbb{B}$, for Maurer machines may not have states that differ in the contents of infinitely many memory elements.

We adapt the Maurer machine $M_T$ by extending the memory with a thread memory ($M_{\text{thr}}$), a thread location register ($\text{tlr}$) and a basic action register ($\text{bar}$), and the operation set with a halt operation ($O_{\text{halt}}$), a fetch operation ($O_{\text{fetch}}$), an execute stored basic action operation ($O_{\text{exsba}:n}$) for each $n \in \mathbb{N}$, a test execution mode operation ($O_{\text{testem}}$), and a test head position operation ($O_{\text{testhp}:n}$) for each $n \in \mathbb{N}$. We replace the basic actions of $M_T$ by basic actions halt, fetch, exsba:$n$ for each $n \in \mathbb{N}$, testem and testhp:$n$ for each $n \in \mathbb{N}$. They are associated with the operations $O_{\text{halt}}$, $O_{\text{fetch}}$, $O_{\text{exsba}:n}$, $O_{\text{testem}}$ and $O_{\text{testhp}:n}$, respectively. In addition, we replace the head position register head by a head position memory $M_{\text{hd}}$, each test operation $O_{\text{test}:s}$ by a test operation $O_{\text{test}:s:n}$ for each $n \in \mathbb{N}$, and each write operation $O_{\text{write}:s}$ by a write operation $O_{\text{write}:s:n}$ for each $n \in \mathbb{N}$.

The thread memory $M_{\text{thr}}$ is meant for storing a Turing thread $p$. Processing of a basic action performed by $p$ now amounts to first fetching the basic action from $M_{\text{th}}$ in the basic action register $\text{bar}$ and then executing the basic action in $\text{bar}$. The thread location register $\text{tlr}$ is meant for containing the address of the thread memory element from which most recently a basic action has been fetched. The contents of that thread memory element, together with the reply produced at completion of the execution of the basic action concerned, determines the thread memory element from which next time a basic action must be fetched. To indicate that no basic action has been fetched yet, $\text{tlr}$ must initially contain $-1$. The thread memory element from which the first time a basic action must be fetched is the one at address 0. The operation $O_{\text{exsba}:n}$ allows for making the head position part of the operation that corresponds to the basic action in $\text{bar}$. The operation $O_{\text{testhp}:n}$ is meant for testing whether the head position is $n$. The operation $O_{\text{testem}}$ allows for testing whether the execution of the stored Turing thread has not yet come to an end.

Once again, it is assumed that $\text{test}:s, \text{write}:s \in \mathcal{A}$, for all $s \in \mathbb{B}_{\text{tape}}$, and mover, movel $\in \mathcal{A}$. Moreover, it is assumed that $\text{testem}, \text{halt}, \text{fetch} \in \mathcal{A}$ and $\text{testhp}:n, \text{exsba}:n \in \mathcal{A}$ for all $n \in \mathbb{N}$.
$M''_T$ is the Maurer machine $(M, B, S, O, A, [-])$ such that

\[
M = M_{\text{tape}} \cup M_{\text{hd}} \cup M_{\text{thr}} \cup \{\text{tlr, bar, rr}\},
\]

\[
B = B_{\text{tape}} \cup \mathbb{B} \cup B_{\text{thr}} \cup MA_{\text{thr}} \cup \{-1\} \cup A_{M_T},
\]

\[
S = \{S : M \to B | \forall \alpha \in M \text{tape} \cup M_{\text{hd}} \cup M_{\text{thr}} \cup \{\text{tlr, bar, rr}\} \in S : \}
\]

\[
S | M_{\text{tape}} \in S_{\text{tape}} \land S | M_{\text{hd}} \in S_{\text{hd}} \land S | M_{\text{thr}} \in S_{\text{thr}} \land
\]

\[
S(\text{tlr}) \in MA_{\text{thr}} \cup \{-1\} \land S(\text{bar}) \in A_{M_T} \land S(\text{rr}) \in \mathbb{B} \},
\]

\[
O = \{O_{\text{testem}}, O_{\text{halt}}, O_{\text{fetch}} \} \cup \{O_{\text{fetch} : n}, O_{\text{exsba} : n} | n \in \mathbb{N}\}
\]

\[
\cup \{O_{\text{test} : \{\text{write}\}}, O_{\text{write} : \{\text{write}\}} | s \in B_{\text{tape}} \land n \in \mathbb{N}\} \cup \{O_{\text{mover}}, O_{\text{move}}\},
\]

\[
A = \{\text{testem, halt, fetch}\} \cup \{\text{fetch} : n, \text{exsba} : n | n \in \mathbb{N}\},
\]

\[
[a] = (O_a, \text{rr}) \text{ for all } a \in A.
\]

$O_{\text{testem}}$ is the unique function from $S$ to $S$ such that for all $S \in S$:

\[
O_{\text{testem}}(S) | M_{\text{tape}} = S | M_{\text{tape}},
\]

\[
O_{\text{testem}}(S) | M_{\text{hd}} = S | M_{\text{hd}},
\]

\[
O_{\text{testem}}(S) | M_{\text{thr}} = S | M_{\text{thr}},
\]

\[
O_{\text{testem}}(S)(\text{tlr}) = S(\text{tlr}),
\]

\[
O_{\text{testem}}(S)(\text{bar}) = S(\text{bar}),
\]

\[
O_{\text{testem}}(S)(\text{rr}) = T \quad \text{if } S(M_{\text{thr}}[S(\text{tlr})]) \in \{S, D\},
\]

\[
O_{\text{testem}}(S)(\text{rr}) = F \quad \text{if } S(M_{\text{thr}}[S(\text{tlr})]) \notin \{S, D\};
\]

$O_{\text{halt}}$ is the unique function from $S$ to $S$ such that for all $S \in S$:

\[
O_{\text{halt}}(S) | M_{\text{tape}} = S | M_{\text{tape}},
\]

\[
O_{\text{halt}}(S) | M_{\text{hd}} = S | M_{\text{hd}},
\]

\[
O_{\text{halt}}(S) | M_{\text{thr}} = S | M_{\text{thr}},
\]

\[
O_{\text{halt}}(S)(\text{tlr}) = S(\text{tlr}),
\]

\[
O_{\text{halt}}(S)(\text{bar}) = S(\text{bar}),
\]

\[
O_{\text{halt}}(S)(\text{rr}) = T \quad \text{if } S(M_{\text{thr}}[S(\text{tlr})]) = S,
\]

\[
O_{\text{halt}}(S)(\text{rr}) = F \quad \text{if } S(M_{\text{thr}}[S(\text{tlr})]) \neq S;\]
\(O_{\text{fetch}}\) is the unique function from \(S\) to \(S\) such that for all \(S \in S\):

\[
\begin{align*}
O_{\text{fetch}}(S) \upharpoonright M_{\text{tape}} &= S \upharpoonright M_{\text{tape}} , \\
O_{\text{fetch}}(S) \upharpoonright M_{\text{hd}} &= S \upharpoonright M_{\text{hd}} , \\
O_{\text{fetch}}(S) \upharpoonright M_{\text{thr}} &= S \upharpoonright M_{\text{thr}} , \\
O_{\text{fetch}}(S)(\text{tlr}) &= ntl(S, r) , \\
O_{\text{fetch}}(S)(\text{bar}) &= \pi_2(S(M_{\text{thr}}[ntl(S, r)])) \quad \text{if } S(M_{\text{thr}}[ntl(S, r)]) \notin \{S, D\} , \\
O_{\text{fetch}}(S)(\text{bar}) &= S(\text{bar}) \quad \text{if } S(M_{\text{thr}}[ntl(S, r)]) \in \{S, D\} , \\
O_{\text{fetch}}(S)(\text{rr}) &= T \quad \text{if } S(M_{\text{thr}}[ntl(S, r)]) \notin \{S, D\} , \\
O_{\text{fetch}}(S)(\text{rr}) &= F \quad \text{if } S(M_{\text{thr}}[ntl(S, r)]) \in \{S, D\} ,
\end{align*}
\]

where \(r = S(\text{rr})\) and \(ntl : S \times \mathbb{B} \rightarrow MA_{\text{thr}}\) is defined as follows:

\[
\begin{align*}
ntl(S, T) &= \pi_1(S(M_{\text{thr}}[S(\text{tlr})])) \quad \text{if } S(\text{tlr}) \in MA_{\text{thr}} \land S(M_{\text{thr}}[S(\text{tlr})]) \notin \{S, D\} , \\
nntl(S, F) &= \pi_3(S(M_{\text{thr}}[S(\text{tlr})])) \quad \text{if } S(\text{tlr}) \in MA_{\text{thr}} \land S(M_{\text{thr}}[S(\text{tlr})]) \notin \{S, D\} , \\
nntl(S, r') &= S(\text{tlr}) \quad \text{if } S(\text{tlr}) \in MA_{\text{thr}} \land S(M_{\text{thr}}[S(\text{tlr})]) \in \{S, D\} , \\
nntl(S, r') &= 0 \quad \text{if } S(\text{tlr}) \notin MA_{\text{thr}} ;
\end{align*}
\]

for each \(n \in \mathbb{N}\), \(O_{\text{testhp} : n}\) is the unique function from \(S\) to \(S\) such that for all \(S \in S\):

\[
\begin{align*}
O_{\text{testhp} : n}(S) \upharpoonright M_{\text{tape}} &= S \upharpoonright M_{\text{tape}} , \\
O_{\text{testhp} : n}(S) \upharpoonright M_{\text{hd}} &= S \upharpoonright M_{\text{hd}} , \\
O_{\text{testhp} : n}(S) \upharpoonright M_{\text{thr}} &= S \upharpoonright M_{\text{thr}} , \\
O_{\text{testhp} : n}(S)(\text{tlr}) &= S(\text{tlr}) , \\
O_{\text{testhp} : n}(S)(\text{bar}) &= S(\text{bar}) , \\
O_{\text{testhp} : n}(S)(\text{rr}) &= S(M_{\text{hd}}[n]) ;
\end{align*}
\]

for each \(n \in \mathbb{N}\), \(O_{\text{exsba} : n}\) is the unique function from \(S\) to \(S\) such that for all \(S \in S\):

\[
O_{\text{exsba} : n}(S) = tmi(S(\text{bar}), n)(S) ,
\]

where \(tmi : A_{M_{\text{thr}}} \times \mathbb{N} \rightarrow \mathcal{O}\) is defined as follows:

\[
\begin{align*}
tmi(\text{test} : s, n) &= O_{\text{test} : s : n} , \\
tmi(\text{write} : s, n) &= O_{\text{write} : s : n} , \\
tmi(\text{mover}, n) &= O_{\text{mover}} , \\
tmi(\text{movel}, n) &= O_{\text{movel}} ;
\end{align*}
\]

26
for each \( s \in B_{\text{tape}} \) and \( n \in \mathbb{N} \), \( O_{\text{test}:s:n} \) is the unique function from \( S \) to \( S \) such that for all \( S \in \mathcal{S} \):

\[
\begin{align*}
O_{\text{test}:s:n}(S) \upharpoonright M_{\text{tape}} &= S \upharpoonright M_{\text{tape}} , \\
O_{\text{test}:s:n}(S) \upharpoonright M_{\text{hd}} &= S \upharpoonright M_{\text{hd}} , \\
O_{\text{test}:s:n}(S) \upharpoonright M_{\text{thr}} &= S \upharpoonright M_{\text{thr}} , \\
O_{\text{test}:s:n}(S)(\text{tlr}) &= S(\text{tlr}) , \\
O_{\text{test}:s:n}(S)(\text{bar}) &= S(\text{bar}) , \\
O_{\text{test}:s:n}(S)(\text{rr}) &= T & \text{if } S(M_{\text{tape}}[n]) = s , \\
O_{\text{test}:s:n}(S)(\text{rr}) &= F & \text{if } S(M_{\text{tape}}[n]) \neq s ;
\end{align*}
\]

for each \( s \in B_{\text{tape}} \) and \( n \in \mathbb{N} \), \( O_{\text{write}:s:n} \) is the unique function from \( S \) to \( S \) such that for all \( S \in \mathcal{S} \) and \( m \in \mathbb{N} \):

\[
\begin{align*}
O_{\text{write}:s:n}(S)(M_{\text{tape}}[n]) &= s , \\
O_{\text{write}:s:n}(S)(M_{\text{tape}}[m]) &= S(M_{\text{tape}}[m]) & \text{if } n \neq m , \\
O_{\text{write}:s:n}(S) \upharpoonright M_{\text{hd}} &= S \upharpoonright M_{\text{hd}} , \\
O_{\text{write}:s:n}(S) \upharpoonright M_{\text{thr}} &= S \upharpoonright M_{\text{thr}} , \\
O_{\text{write}:s:n}(S)(\text{tlr}) &= S(\text{tlr}) , \\
O_{\text{write}:s:n}(S)(\text{bar}) &= S(\text{bar}) , \\
O_{\text{write}:s:n}(S)(\text{rr}) &= T ;
\end{align*}
\]

\( O_{\text{mover}} \) is the unique function from \( S \) to \( S \) such that for all \( S \in \mathcal{S} \):

\[
\begin{align*}
O_{\text{mover}}(S) \upharpoonright M_{\text{tape}} &= S \upharpoonright M_{\text{tape}} , \\
O_{\text{mover}}(S) \upharpoonright M_{\text{hd}} &= \text{shiftr}(S \upharpoonright M_{\text{hd}}) , \\
O_{\text{mover}}(S) \upharpoonright M_{\text{thr}} &= S \upharpoonright M_{\text{thr}} , \\
O_{\text{mover}}(S)(\text{tlr}) &= S(\text{tlr}) , \\
O_{\text{mover}}(S)(\text{bar}) &= S(\text{bar}) , \\
O_{\text{mover}}(S)(\text{rr}) &= T ,
\end{align*}
\]

where \( \text{shiftr} : S_{\text{hd}} \rightarrow S_{\text{hd}} \) is defined as follows \( (n \in \mathbb{N}) \):

\[
\begin{align*}
\text{shiftr}(S)(M_{\text{hd}}[0]) &= F , \\
\text{shiftr}(S)(M_{\text{hd}}[n + 1]) &= S(M_{\text{hd}}[n]) ;
\end{align*}
\]
$O_{\text{movel}}$ is the unique function from $S$ to $S$ such that for all $S \in S$:

\[
\begin{align*}
O_{\text{movel}}(S) \restriction_{\text{Mtape}} &= S \restriction_{\text{Mtape}}, \\
O_{\text{movel}}(S) \restriction_{\text{Mhd}} &= \text{shiftl}(S \restriction_{\text{Mhd}}), \\
O_{\text{movel}}(S) \restriction_{\text{Mthr}} &= S \restriction_{\text{Mthr}}, \\
O_{\text{movel}}(S)(\text{tlr}) &= S(\text{tlr}), \\
O_{\text{movel}}(S)(\text{bar}) &= S(\text{bar}), \\
O_{\text{movel}}(S)(\text{rr}) &= \neg S(M_{\text{hd}}[0]),
\end{align*}
\]

where $\text{shiftl} : S_{\text{hd}} \rightarrow S_{\text{hd}}$ is defined as follows ($n \in \mathbb{N}$):

\[
\begin{align*}
\text{shiftl}(S)(M_{\text{hd}}[0]) &= T & \text{if } S(M_{\text{hd}}[0]) &= T, \\
\text{shiftl}(S)(M_{\text{hd}}[0]) &= S(M_{\text{hd}}[1]) & \text{if } S(M_{\text{hd}}[0]) &= F, \\
\text{shiftl}(S)(M_{\text{hd}}[n + 1]) &= S(M_{\text{hd}}[n + 2]).
\end{align*}
\]

To control the execution of a stored Turing thread, we introduce below a control thread $CT_n$ for each head position $n \in \mathbb{N}$. Preceding that, we sketch the behaviour of $CT_n$, considering that it is subject to cyclic interleaving with other such control threads. Consider a turn of $CT_n$ on which it tests whether the head position is $n$. If the test succeeds, then $CT_n$ fetches a basic action from the stored Turing thread on its next turn, executes that basic action on its second next turn and tests again whether the head position is $n$ on its third next turn. If the test fails, $CT_n$ tests whether the execution of the stored Turing thread has not yet come to an end on its next turn. If the latter test succeeds, $CT_n$ tests again whether the head position is $n$ on its second next turn. If the latter test fails, $CT_n$ terminates. Their are two exceptions to the behaviour of $CT_n$ sketched above. Firstly, on the first time that the test whether the head position is $n$ succeeds, $CT_n$ forks off the control thread $CT_{n+1}$ between the first successful test and the first fetch. Secondly, in the case where fetching of a basic action fails because there are no more actions to be fetched, $CT_n$ determines on the following turn how the execution of the stored Turing thread should come to an end and acts in accordance with the outcome.

Let $n \in \mathbb{N}$, and let $CE_n$ be the guarded recursive specification over BTA that consists of the following equations:

\[
\begin{align*}
CT_n &= (\text{nt}(n + 1) \circ CT_n') \trianglelefteq_{\text{testhp}:n} \trianglerighteq (CT_n \trianglelefteq_{\text{testem}} \trianglerighteq S), \\
CT_n' &= (\text{exsba}:n \circ CT_n') \trianglelefteq_{\text{fetch}} \trianglerighteq (S \trianglelefteq_{\text{halt}} \trianglerighteq D), \\
CT_n'' &= CT_n' \trianglelefteq_{\text{testhp}:n} \trianglerighteq (CT_n'' \trianglelefteq_{\text{testem}} \trianglerighteq S).
\end{align*}
\]
Moreover, take the function \( \phi \) from \( N \) to \( T_{\text{finrec}} \) defined by \( \phi(n) = (CT_n | CE_n) \) as the thread forking function. Then applying Turing thread \( p \) to the Maurer machine \( M_T \) from some state of \( M_T \) in which the head position is 0 has the same effect as applying \( ||f||((CT_0)) \) to the Maurer machine \( M_T^{0} \) from the corresponding state of \( M_T^{0} \) in which the thread memory contains the stored graph representation of \( p \). This is stated rigorously in the following theorem.

**Theorem 6** Let \( p \) be a Turing thread such that \( \text{size}(p) \leq \text{size}(M_{\text{thr}}) \), and let \( S_0 \in S_{M_T} \) and \( S''_0 \in S_{M_T^{0}} \) be such that \( S_0 \models (\text{Mtape} \cup \{rr\}) \land [\text{Mtape} \cup \{rr\}], S_0(\text{head}) = 0, S''_0(M_{\text{hd}}[0]) = T, S_0 \models M_{\text{thr}}[0, \text{size}(p) - 1] = s_{\text{thr}}(p), S_0(\text{thr}) = -1. \)

Then \( (p \cdot M_T S_0) \models (\text{Mtape} \cup \{rr\}) \) and, for all \( n \in \mathbb{N} \), \( (p \cdot M_T S_0)(\text{head}) = n \) iff \( \langle ||f||((CT_0)) \cdot M_T^{0} S''_0 \rangle(M_{\text{hd}}[n]) = T. \)

**Proof.** It is easy to see that for all \( S \in S_{M_T}, S'' \in S_{M_T^{0}} \) and \( n, n' \in \mathbb{N} \) such that \( S \models (\text{Mtape} \cup \{rr\}) \land (\text{Mtape} \cup \{rr\}), S(\text{head}) = n \) and \( S''(M_{\text{hd}}[n]) = T \):

\[
\begin{align*}
O_{\text{test:s}}(S) \models (\text{Mtape} \cup \{rr\}) & = O_{\text{test:s:n}}(S'')(\text{Mtape} \cup \{rr\}) \land (\text{Mtape} \cup \{rr\}), \\
O_{\text{write:s}}(S) \models (\text{Mtape} \cup \{rr\}) & = O_{\text{write:s:n}}(S'')(\text{Mtape} \cup \{rr\}) \land (\text{Mtape} \cup \{rr\}), \\
O_{\text{mover}}(S) \models (\text{Mtape} \cup \{rr\}) & = O_{\text{mover}}(S'')(\text{Mtape} \cup \{rr\}) \land (\text{Mtape} \cup \{rr\}), \\
O_{\text{movel}}(S) \models (\text{Mtape} \cup \{rr\}) & = O_{\text{movel}}(S'')(\text{Mtape} \cup \{rr\}) \land (\text{Mtape} \cup \{rr\}), \\
n'(S)(\text{head}) & = n' \iff O_{\text{test:s:n}}(S') (M_{\text{hd}}[n']) = T, \\
O_{\text{write:s}}(S)(\text{head}) & = n' \iff O_{\text{write:s:n}}(S') (M_{\text{hd}}[n']) = T, \\
O_{\text{mover}}(S)(\text{head}) & = n' \iff O_{\text{mover}}(S') (M_{\text{hd}}[n']) = T, \\
O_{\text{movel}}(S)(\text{head}) & = n' \iff O_{\text{movel}}(S') (M_{\text{hd}}[n']) = T.
\end{align*}
\]

Let \( \langle ||f||((CT_0)), S'' \rangle \models M_T^{0} (\langle ||f||((p_1) \land \ldots \land (p_l)), S'' \rangle) \). Then we have for all \( i, j \in [1, l], n \in \mathbb{N} \) and \( s \in B_{\text{tape}} \):

1. (a) if \( p_i \in CT_n \) and \( p_j \in CT_n \), then \( i = j \),
   (b) \( n t(n + 1) \circ CT_{n} \in p_i \) iff \( n = \max\{m \mid \exists k \in [1, l] \cdot p_k \in CT_{m}\} \);
2. (a) there exists a unique \( k \in [1, l] \) such that \( p_k \in CT_n \),
   (b) for all \( k' \in [1, l] \) and \( n' \in \mathbb{N} \), \( n' \neq n \) implies \( p_{k'} \notin CT_{n'} \);
3. if \( S''(M_{\text{hd}}[n]) = T, p_i \in CT_n, p_i \neq S \) and \( p_i \neq D \), then there exist a \( T'' \in S_{M_T}^{0} \) and \( p'_1 \in p_1, \ldots, p'_{l-1} \in p_{l-1} \) such that \( \langle ||f||((p_1) \land \ldots \land (p_l)), S'' \rangle \models M_T^{0} (\langle ||f||((p_1) \land \ldots \land (p_l)), S'' \rangle) \) and \( T'' \models \text{Mtape} = S'' \land \text{Mtape} \) and \( T''(\text{Mhd}[n]) = T \);
4. (a) there exists a \( T'' \in S_{M_T}^{0} \) such that \( \langle ||f||((p_1) \land \ldots \land (p_l)), S'' \rangle \models M_T^{0} (\langle ||f||((CT_{n+1}) \land (CT_n) \land \ldots \land (p_l)), T'' \rangle) \) and \( T'' \models \text{Mtape} = S'' \land \text{Mtape} \) and \( T''(\text{Mhd}[n]) = T \);
(5) if \( S''(\text{hd}[n]) = T \), \( p_1 \equiv CT''_n \) and \( S''(\text{thru}[\text{ntl}(S'', S''(rr))]) \not\in \{S, D\} \), then:

(a) if \( \pi_2(S''(\text{thru}[\text{ntl}(S'', S''(rr))])) = \text{test} : s \), then there exists a \( T'' \in S_{M''_T} \) such that \( \langle l((p_1) \ldots \langle p_i \rangle), S'' \rangle \uparrow_{M''_T} \langle l((CT''_n) \ldots \langle p_i \rangle), T'' \rangle \) and \( T'' \uparrow (\text{Mtape} \cup \{rr\}) = O_{\text{test} : s:n}(S'') \uparrow (\text{Mtape} \cup \{rr\}) \) and \( T''(\text{hd}[n]) = T \);

(b) if \( \pi_2(S''(\text{thru}[\text{ntl}(S'', S''(rr))])) = \text{write} : s \), then there exists a \( T'' \in S_{M''_T} \) such that \( \langle l((p_1) \ldots \langle p_i \rangle), S'' \rangle \uparrow_{M''_T} \langle l((CT''_n) \ldots \langle p_i \rangle), T'' \rangle \) and \( T'' \uparrow (\text{Mtape} \cup \{rr\}) = O_{\text{write} : s:n}(S'') \uparrow (\text{Mtape} \cup \{rr\}) \) and \( T''(\text{hd}[n]) = T \);

(c) if \( \pi_2(S''(\text{thru}[\text{ntl}(S'', S''(rr))])) = \text{mover} \), then there exists a \( T'' \in S_{M''_T} \) and \( p_2 \in p_2, \ldots, p_i \in p_i \) such that \( \langle l((p_1) \ldots \langle p_i \rangle), S'' \rangle \uparrow_{M''_T} \langle l((p_2) \ldots \langle p_i \rangle \langle CT''_n \rangle), T'' \rangle \) and \( T'' \uparrow (\text{Mtape} \cup \{rr\}) = O_{\text{mover}}(S'') \uparrow (\text{Mtape} \cup \{rr\}) \) and \( T''(\text{hd}[n]) = T \);

(d) if \( \pi_2(S''(\text{thru}[\text{ntl}(S'', S''(rr))])) = \text{movel} \), then there exists a \( T'' \in S_{M''_T} \) and \( p_2 \in p_2, \ldots, p_i \in p_i \) such that \( \langle l((p_1) \ldots \langle p_i \rangle), S'' \rangle \uparrow_{M''_T} \langle l((p_2) \ldots \langle p_i \rangle \langle CT''_n \rangle), T'' \rangle \) and \( T'' \uparrow (\text{Mtape} \cup \{rr\}) = O_{\text{movel}}(S'') \uparrow (\text{Mtape} \cup \{rr\}) \) and either \( n > 0 \) and \( T''(\text{hd}[n]) = T \) or \( n = 0 \) and \( T''(\text{hd}[n]) = T \);

(6) if \( S''(\text{hd}[n]) = T \), \( p_1 \equiv CT''_n \) and \( S''(\text{thru}[\text{ntl}(S'', S''(rr))]) \in \{S, D\} \), then:

(a) if \( S''(\text{thru}[\text{ntl}(S'', S''(rr))]) = S \), then there exists a \( T'' \in S_{M''_T} \) such that \( \langle l((p_1) \ldots \langle p_i \rangle), S'' \rangle \uparrow_{M''_T} (S, T'') \) and \( T'' \uparrow (\text{Mtape} = S'' \uparrow \text{Mtape} \rangle \) and \( T''(\text{hd}[n]) = T \);

(b) if \( S''(\text{thru}[\text{ntl}(S'', S''(rr))]) = D \), then there exists a \( T'' \in S_{M''_T} \) such that \( \langle l((p_1) \ldots \langle p_i \rangle), S'' \rangle \uparrow_{M''_T} (D, T'') \) and \( T'' \uparrow (\text{Mtape} = S'' \uparrow \text{Mtape} \rangle \) and \( T''(\text{hd}[n]) = T \);

(7) if \( S''(\text{hd}[n]) = T \) and \( p_1 \equiv CT''_n \), then there exists a \( T'' \in S_{M''_T} \) and \( p_2 \in p_2, \ldots, p_i \in p_i \) such that \( \langle l((p_1) \ldots \langle p_i \rangle), S'' \rangle \uparrow_{M''_T} \langle l((CT''_n) \ldots \langle p_i \rangle), T'' \rangle \) and \( T'' \uparrow (\text{Mtape} = S'' \uparrow \text{Mtape} \rangle \) and \( T''(\text{hd}[n]) = T \).

Property 1 is easily proved by induction on \( m \). Using property 1, property 2 is easily proved by induction on \( n \). Using properties 1 and 2, property 3 is easily proved by case distinction between the different forms \( p_1, \ldots, p_i \) can take. Using properties 1 and 2, the remaining properties are easily proved by case distinction between the different forms \( p_2, \ldots, p_i \) can take.

Let \((p_m, S_m)\) be the \( m+1 \)-th element in the full path of \((p, S_0)\) on \( M_T \), let \((p''_m, S''_m)\) be the first element in the full path of \((\|l((CT_0))\), S''_0)\) on \( M''_T \), and let \((p''_{m+1}, S''_{m+1})\) be the element in the full path of \((\|l((CT_0))\), S''_0)\) on \( M''_T \) that follows the \( m+1 \)-th element of which the first component equals \(\|l((\text{exsba} : n \circ CT''_n)) \) for some \( n \in \mathbb{N} \) and \( \alpha \in T_{\text{finrec}}^* \). Then, using the above equations and other properties, it is straightforward to prove by induction on \( m \) that:
• $p_m$ is represented by the part of $s_{\text{thr}}(p)$ to which $ntl(S_m''(rr))$ points;

• $S_m\upharpoonright(M_{\text{tape}} \cup \{rr\}) = S_m''\upharpoonright(M_{\text{tape}} \cup \{rr\})$ and for all $n \in \mathbb{N}$, $S_m(\text{head}) = n$ iff $S_m''(M_{\text{hd}}[n]) = T$.

(if $m < \|\langle p, S_0 \rangle\|_{M_T}$, in case $p$ converges from $S_0$ on $M_T$). From this, the theorem follows immediately. \qed

**Example 7** Consider again the Turing machine from Example 1. The Turing thread that corresponds to the finite-state control of this Turing machine is given in Example 3. The stored graph representation $s_{\text{thr}}$ of this Turing thread is as follows:

\[
\begin{align*}
  s_{\text{thr}}(M_{\text{thr}}[0]) &= (1, \text{test}:0, 2), \\
  s_{\text{thr}}(M_{\text{thr}}[1]) &= (5, \text{write}:1, 5), \\
  s_{\text{thr}}(M_{\text{thr}}[2]) &= (3, \text{test}:1, 4), \\
  s_{\text{thr}}(M_{\text{thr}}[3]) &= (5, \text{write}:0, 5), \\
  s_{\text{thr}}(M_{\text{thr}}[4]) &= S, \\
  s_{\text{thr}}(M_{\text{thr}}[5]) &= (6, \text{test}:0, 7), \\
  s_{\text{thr}}(M_{\text{thr}}[6]) &= (0, \text{mover}, 0), \\
  s_{\text{thr}}(M_{\text{thr}}[7]) &= (6, \text{test}:1, 6).
\end{align*}
\]

Supposing that execution of this stored thread started off under control of the multi-thread $\|\langle CT_0 \rangle\|_f$ and $n$ is the head position, execution of basic action $\text{test}:s$ amounts to performing operation $O_{\text{test}:s:n}$ and execution of basic action $\text{write}:s$ amounts to performing operation $O_{\text{write}:s:n}$. Thus, the adaptation of the Turing thread as described in Section 9 is in fact carried out in a dynamic manner.

The way to simulate Turing machines on a Maurer machine described in this section involves interleaving of the threads in a thread vector. The thread vector concerned consists of finite-state threads only. Initially, the thread vector consists of one thread. The length of the thread vector usually increases during execution. However, we conclude from Theorem 6 and the definition of the apply operator that it remains finite in the case of convergence.

In Section 8, the operations used to simulate Turing machines includes operations with an infinite input region and operations with an infinite output region. In Section 9, only operations with a finite input region and a finite output region are used together with adapted Turing threads. However, another kind of infinity arises: the adaptation turns many Turing threads, which are finite-state threads, into infinite-state threads. In this section, the adaptation of Turing threads is circumvented by storing the Turing threads and then executing the stored Turing threads under control of a multi-thread that
makes the head position part of the operations. By using thread forking in the way described, the execution remains controlled by a finite-state thread in the case of convergence. However, still another kind of infinity arises: the thread forking function needed is an injective function with an infinite domain, viz. \( \mathbb{N} \).

11 Fair Strategic Interleaving

Cyclic interleaving with perfect forking is a simple instance of a fair interleaving strategy. In this section, we make precise what it means for basic interleaving strategies with support of perfect forking to be fair. It happens that the way to simulate Turing machines on a Maurer machine presented in Section 10 works with any fair basic interleaving strategy with support of perfect forking.

In [11], it is demonstrated that it is in essence open-ended what counts as an interleaving strategy. However, here we have to make precise what we consider to be an interleaving strategy. Our choice is conditioned by the simple fact that strategies that are not relevant to the present purpose can be left out. This means that we consider only basic interleaving strategies with support of perfect forking, but without support of other special features. For instance, we do not consider interleaving strategies that support the case where processing of certain actions may be temporarily blocked and/or blocked forever. And we do not consider any kind of non-perfect forking either.

A basic strategic interleaving operator \( \|_{s}(-) \) is an operator on a thread vector such that for all \( \alpha \in T_{\text{finrec}}^{*} \), \( p', p'' \in T_{\text{finrec}} \), \( a \in A_{\text{tau}} \setminus \mathcal{N}T \) and \( n \in \text{dom}(\phi) \):

\[
\begin{align*}
\|_{s}(\langle \rangle) &= S, \\
\|_{s}(\langle S \rangle \uparrow \alpha) &= \|_{s}(\alpha), \\
\|_{s}(\langle D \rangle \uparrow \alpha) &= S_{D}(\|_{s}(\alpha)), \\
\exists! \alpha', \alpha'' \in T_{\text{finrec}}^{*} \\
(\alpha' \in \text{perm}(\langle p' \rangle \uparrow \alpha) \land \alpha'' \in \text{perm}(\langle p'' \rangle \uparrow \alpha) \land \\
\|_{s}(\langle p' \leq a \geq p'' \rangle \uparrow \alpha) &= \|_{s}(\alpha') \leq a \geq \|_{s}(\alpha'')),
\end{align*}
\]

\[
\exists! \alpha' \in T_{\text{finrec}}^{*} \\
(\alpha' \in \text{perm}(\langle p' \rangle \uparrow \alpha \uparrow \langle \phi(n) \rangle) \land \\
\|_{s}(\langle p' \leq nt(n) \geq p'' \rangle \uparrow \alpha) &= \text{tau} \circ \|_{s}(\alpha')).
\]  

Let us write \( D^{*} \) for the set of all finite sequences with elements from set \( D \), \( D^{+} \) for the set of all non-empty finite sequences with elements from set \( D \), and \( \text{perm}(\alpha) \) for
The strategic interleaving operators characterized here basically operate as follows: at each interleaving step, the first thread in the thread vector gets a turn to perform an action and then the remaining thread vector is permuted in a deterministic manner. Hence, for a given basic strategic interleaving operator $\|_{\mathcal{S}}(\cdot)$, the axioms can always be given in the following way:

\[
\begin{align*}
\|_{\mathcal{S}}(\langle \rangle) &= \mathcal{S}, \\
\|_{\mathcal{S}}(\langle S \rangle \bowtie \alpha) &= \|_{\mathcal{S}}(\alpha), \\
\|_{\mathcal{S}}(\langle D \rangle \bowtie \alpha) &= \mathcal{S}_D(\|_{\mathcal{S}}(\alpha)), \\
\|_{\mathcal{S}}(\langle x \leq a \geq y \rangle \bowtie \alpha) &= \|_{\mathcal{S}}(pv_s^{+a}((x) \bowtie \alpha)) \leq a \geq \|_{\mathcal{S}}(pv_s^{-a}((y) \bowtie \alpha)), \\
\|_{\mathcal{S}}(\langle x \leq nt(n) \geq y \rangle \bowtie \alpha) &= \text{tau} \circ \|_{\mathcal{S}}(pv_s^{+nt(n)}((x) \bowtie \alpha \bowtie \langle \phi(n) \rangle)),
\end{align*}
\]

where $a$ stands for an arbitrary member of $\mathcal{A}_{\text{tau}} \setminus \mathcal{N} \mathcal{T}$, for unary functions $pv_s^{+a}$, $pv_s^{-a}$ and $pv_s^{+nt(n)}$ on $\mathcal{T}_{\text{finrec}}^+$ such that, for all $\alpha \in \mathcal{T}_{\text{finrec}}^+$, $pv_s^{+a}(\alpha) \in \text{perm}(\alpha)$, $pv_s^{-a}(\alpha) \in \text{perm}(\alpha)$ and $pv_s^{+nt(n)}(\alpha) \in \text{perm}(\alpha)$.

In order to determine whether a basic interleaving strategy is fair, we need to know how thread vectors are permuted. If $\alpha$ is a thread vector in which a thread occurs more than once, we cannot infer from $\alpha$ and the thread vector resulting from a permutation of $\alpha$ how $\alpha$ is permuted. Hence, the functions $pv_s^{+a}$ and $pv_s^{-a}$ are not sufficient to determine whether a basic interleaving strategy is fair.

Therefore, we assume that, for all $a \in \mathcal{A}_{\text{tau}}$, $b \in \mathcal{A} \setminus \mathcal{N} \mathcal{T}$ and $\alpha \in \mathcal{T}_{\text{finrec}}^+$, functions $pp_s^{+a}(\alpha), pp_s^{-b}(\alpha) : [1, |\alpha|] \to [1, |\alpha|]$ are given such that:

\[
\begin{align*}
&pv_s^{+a}(\langle p_1 \rangle \bowtie \ldots \bowtie \langle p_n \rangle) = \langle p'_1 \rangle \bowtie \ldots \bowtie \langle p'_n \rangle \Rightarrow \\
&\forall i \in [1, n] \bullet p_i \equiv p'_i, \\
&pv_s^{-b}(\langle p_1 \rangle \bowtie \ldots \bowtie \langle p_n \rangle) = \langle p'_1 \rangle \bowtie \ldots \bowtie \langle p'_n \rangle \Rightarrow \\
&\forall i \in [1, n] \bullet p_i \equiv p'_i,
\end{align*}
\]

Auxiliary relations $\overset{+a}{\sim}$, $\overset{-b}{\sim}$ are used below to define fairness of basic
interleaving strategies. They are defined as follows:

\[ \alpha \overset{+}{\sim} \alpha' \iff \exists p, p' \in T_{\text{finrec}^*} \land (\alpha = \langle p \leq a \succeq p' \rangle \bowtie \alpha'' \wedge \alpha' = pv_s^+((p) \bowtie \alpha'')) \quad \text{if} \ a \notin NT, \]

\[ \alpha \overset{+n}{\sim} \alpha' \iff \exists p, p' \in T_{\text{finrec}^*} \land (\alpha = \langle p \leq nt(n) \succeq p' \rangle \bowtie \alpha'' \wedge \alpha' = pv_s^{+nt(n)}((p) \bowtie \alpha'' \bowtie \langle \phi(n) \rangle)) , \]

\[ \alpha \overset{-}{\sim} \alpha' \iff \exists p, p' \in T_{\text{finrec}^*} \land (\alpha = \langle p \leq b \succeq p' \rangle \bowtie \alpha'' \wedge \alpha' = pv_s^{-b}((p') \bowtie \alpha'')) . \]

In other words, \( \alpha \overset{+}{\sim} \alpha' \) iff \( \|s(\alpha) \) is capable of performing basic action \( a \) and then proceeding as \( \|s(\alpha') \) if a positive reply is produced, and similarly for \( \alpha \overset{-}{\sim} \alpha' \).

Let \( \|s(\_ \rangle \) be a basic strategic interleaving operator. Then \( \|s(\_ \rangle \) is fair if for all \( \alpha_0, \alpha_1, \ldots \in T_{\text{finrec}^+} \) and \( j_0 \in [1, |\alpha_0|], j_1 \in [1, |\alpha_1|], \ldots : \)

\[ \bigwedge_{i \in \mathbb{N}} (\exists a \in \mathcal{A}_{\tau^a} \land (\alpha_i \overset{+}{\sim} \alpha_{i+1} \wedge pp_s^{+a}(\alpha_i)(j_i) = j_{i+1}) \lor \exists a \in \mathcal{A} \setminus NT \land (\alpha_i \overset{-}{\sim} \alpha_{i+1} \wedge pp_s^{-a}(\alpha_i)(j_i) = j_{i+1})) \Rightarrow \bigvee_{i \in \mathbb{N}} j_{i+1} = 1 . \]

In words, \( \|s(\_ \rangle \) is fair if, for each thread vector that leads to infinitely many interleaving steps, there will eventually come a next turn for each thread in that thread vector.

According to the above definitions, cyclic interleaving with perfect forking is a fair basic interleaving strategy. The way to simulate Turing machines on a Maurer machine shown in Section 10 works not only with cyclic interleaving, but also with any other fair basic interleaving strategy.

**Theorem 8** Theorem 6 goes through if we replace the strategic interleaving operator for cyclic interleaving by any other fair basic interleaving strategy.

**PROOF.** The proof follows the same line as the proof of Theorem 6. Properties 4, 5a and 5b from that proof are too strong in the case of an arbitrary fair basic interleaving strategy. We have the following weaker properties instead:

4’. if \( S''(M_{\text{hd}}[n]) = \top \) and \( p_1 \equiv CT_n \), then there exist a \( T'' \in S_{MT} \) and
In the second way, the Maurer machine on which Turing machines are simulated has again only operations with a finite input region and a finite output region. However, the thread into which the transition function of a Turing machine is rendered is not adapted, but first stored in the memory of the

\[ p_2', p_3', \ldots, p_t' \in p_i \text{ such that } \langle p_1 \rangle \ldots \langle p_t \rangle, S'' \vdash M'' \langle CT_{n+1} \rangle \langle CT_n' \rangle \langle p_2' \rangle \ldots \langle p_t' \rangle, T'' \rangle \text{ and } T'' | M_{\text{tape}} = S'' | M_{\text{tape}} \text{ and } T''(M_{\text{hd}}[n]) = T; \]

5'. if \( S''(M_{\text{hd}}[n]) = T \), \( p_1 \equiv CT_n' \) and \( S''(M_{\text{thr}}[\text{ntl}(S'', S''(rr))]) \not\in \{S, D\} \), then:

(a) if \( \pi_2(S''(M_{\text{thr}}[\text{ntl}(S'', S''(rr))])) = \text{test}:s \), then there exist a \( T'' \in S_{M''} \) and \( p_2', p_3', \ldots, p_t' \in p_i \) such that \( \langle ||\langle p_1 \rangle \ldots \langle p_t \rangle, S'' \rangle \vdash^{*}_{M''} \langle ||\langle CT_n'' \rangle \langle p_2' \rangle \ldots \langle p_t' \rangle, T'' \rangle \text{ and } T'' | (M_{\text{tape}} \cup \{rr\}) = O_{\text{test}:s:n}(S'') | (M_{\text{tape}} \cup \{rr\}) \text{ and } T''(M_{\text{hd}}[n]) = T; \)

(b) if \( \pi_2(S''(M_{\text{thr}}[\text{ntl}(S'', S''(rr))])) = \text{write}:s \), then there exist a \( T'' \in S_{M''} \) and \( p_2', p_3', \ldots, p_t' \in p_i \) such that \( \langle ||\langle p_1 \rangle \ldots \langle p_t \rangle, S'' \rangle \vdash^{*}_{M''} \langle ||\langle CT_n'' \rangle \langle p_2' \rangle \ldots \langle p_t' \rangle, T'' \rangle \text{ and } T'' | (M_{\text{tape}} \cup \{rr\}) = O_{\text{write}:s:n}(S'') | (M_{\text{tape}} \cup \{rr\}) \text{ and } T''(M_{\text{hd}}[n]) = T. \)

These weaker properties are sufficient to complete the proof. □

12 Concluding Remarks

There are many ways to simulate Turing machines on Maurer machines. In this paper, we have presented three ways which give insight into the connections between Turing machines, Maurer machines and real computers:

- In the first way, the Maurer machine on which Turing machines are simulated has the most obvious operations for the simulation of Turing machines. Moreover, the transition function of the Turing machine in question is rendered in an obvious way into a finite-state thread which is applied to that Maurer machine. Unlike real computers, the Maurer machine used for the simulation has operations with an infinite input region or an infinite output region.

- In the second way, the Maurer machine on which Turing machines are simulated has only operations with a finite input region and a finite output region. This is attained by replacing each operation with an infinite input region or an infinite output region by a countably infinite number of operations, namely one for each different head position. The necessary adaptation of the thread into which the transition function of a Turing machine is rendered, usually results in an infinite-state thread. Unlike finite-state threads, infinite-state threads cannot be regarded as behaviours of programs under execution on a real computer.

- In the third way, the Maurer machine on which Turing machines are simulated has again only operations with a finite input region and a finite output region. However, the thread into which the transition function of a Turing machine is rendered is not adapted, but first stored in the memory of the
Maurer machine and then executed under control of a multi-thread that makes the head position part of the operations. The multi-thread forks off for every head position a control thread of itself on the head reaching the preceding position for the first time. Thus, the multi-thread remains finite in the case of convergence.

The third way also illustrates that some main concepts of contemporary programming, namely multi-threads and thread forking, have an interesting theoretical application.

In [10], we have demonstrated the feasibility of an approach based on Maurer machines and basic thread algebra to model micro-architectures and to verify their correctness and anticipated speed-up results. In [4], we have made use of the experience gained in that feasibility study to model micro-architectures with pipelined instruction processing. Maurer’s model for computers is relatively unknown, whereas Turing’s model, which is quite different, belongs to the foundations of theoretical computer science. To relate our approach to model and analyse micro-architectures to these foundations, we have investigated the connections between the two models in this paper.

The work presented in this paper, as well as the work presented in [10,4], was in part carried out in the framework of a project investigating micro-threading [13,19], a technique for speeding up instruction processing on a computer that makes use of the abilities of the computer to process instructions simultaneously in cases where the state changes involved do not influence each other. This technique requires that programs are parallelized by judicious use of forking. In [6], we have investigated parallelization for simple programs, called straight-line programs, using Maurer machines and basic thread algebra as well.

In [4,6], program algebra [3] is used, in addition to Maurer machines and basic thread algebra, to investigate issues related to instruction processing. This is convenient because programs are viewed as instruction sequences in program algebra. In this paper, program algebra is not used. Only threads matter to the simulation of Turing machines on Maurer machines, in the sense that only the threads represented by the programs that could replace them would be relevant. The replacement would lead to needless complications when investigating the simulation of Turing machines on Maurer machines.

The work presented in this paper, as well as the work presented in [10,4,6], is an application of thread algebra. Thread algebra is the theory about threads and multi-threads, introduced in [11], which originates in basic thread algebra. Extensions of the theory introduced in [11] are presented in [7–9].

The work presented in this paper, as well as the work presented in [10,4], has convinced us that a special notation for the description of Maurer machines
is desirable. For example, it is annoying that, for each memory element that is not affected by an operation, this must be described explicitly. However, we found that fixing an appropriate notation still requires some significant design decisions. We aim at a notation of which the semantics can simply be given by a translation to logical formulas, much in the spirit of predicative methodology [15].

Acknowledgements

The work presented in this paper has been partly carried out in the framework of the GLANCE-project MICROGRIDS, which is funded by the Netherlands Organisation for Scientific Research (NWO).

The work presented in this paper has been partly carried out while the second author was at Eindhoven University of Technology, Department of Mathematics and Computer Science.

We thank two anonymous referees for suggesting improvements of the presentation of the paper.

References


