Sobhan Niknam

Sobhan Niknam

Research Fellow

TNO-ESI

Biography

I am Sobhan Niknam. I am now a research fellow at TNO-ESI working on diagnosis of complex cyber-physical systems in high-tech industries. Prior to this, I was a postdoctoral researcher at the Parallel Computing Systems (PCS) group within the Informatics Institute of University of Amsterdam. I worked under the supervision of Prof.dr. Andy Piemntel on the ADMORPH project. I also received my Ph.D. in computer science from the Leiden Institude of Advanced Computer Science (LIACS) at Leiden University under the supervision of Dr. Todor Stefanov in August 2020.

Education
  • PhD in Computer Science, 2020

    Leiden University, The Netherlands.

  • MSc Computer Engineering, 2014

    Iran University of Sicene and Technology, Iran.

  • BSc in Computer Engineering, 2012

    Shahed University, Iran.

Publications

Quickly discover relevant content by filtering publications.
(2023). Thermal Management for S-NUCA Many-Cores via Synchronous Thread Rotations. to appear in the Proc. of the Design, Automation and Test in Europe (DATE).

(2020). On the Implementation and Execution of Adaptive Streaming Applications Modeled as MADF. in the proc. of the 23rd International Workshop on Software and Compilers for Embedded Systems (SCOPES).

PDF Cite Source Document

(2019). A Dynamic Bypass Approach to Realize Power Efficient Network-on-Chip. in the Proc. of the 21st IEEE International Conferences on High Performance Computing and Communications (HPCC).

PDF Cite Source Document

(2018). Resource Optimization for Real-Time Streaming Applications using Task Replication. in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD).

PDF Cite Source Document

(2017). Energy-Efficient Scheduling of Throughput-Constrained Streaming Applications by Periodic Mode Switching. in the proc. of the 17th IEEE International Conference on Embedded Computer Systems:Architectures, MOdeling, and Simulation (SAMOS).

PDF Cite Source Document

(2015). Energy efficient 3D Hybrid processor-memory architecture for the dark silicon age. in the proc. of 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC).

Cite Source Document

Contact

  • sobhan.niknam@tno.nl
  • High Tech Campus 25, 5656 AE, Eindhoven, The Netherlands