[Home]DailyJournal

LabBook | RecentChanges | Preferences

18 Augustus 2004

 Address :
Alsage plant,
Usine d' Alcase,
Zone d' activites du Muehlbach,
Ribeauville Cedex 68153

 Reference number for repair : 1359713
Contact phone Aibo Clinic : UK: +44 (0)207 365 2937
Airwaybill number DHL : 4263458732

13 Augustus 2004

Work done last week :

To compile a DT2004 code MS do :

To test the use of the DT2004 code do the following :

11 Augustus 2004

The 'info-openr-sdk@sony.co.jp' is for asking customer registration and no technical issue.

Please ask on the BBS about technical question.

"system clock 96 Mhz, pipeline clock 576 Mhz" is correct. Please refer some book about mips RISC architecture.

'system clock' means memory access clock, it is called 'BUS clock' in the Intel architecture mother board.

'pipeline clock' means CPU internal (cash access) clock.

4 Augustus 2004

3 Augustus 2004

        /* Tekkotsu */
{
TimeET? start, now, diff;

	start.Set();
Wait(1000000); /* 1ms is 10^6 nanoseconds */
now.Set();

        diff = now - start;
sout->printf("start %f sec\n", start.Value());
sout->printf("wait for 1 millisec\n");
sout->printf("end %f sec\n", now.Value());
sout->printf("diff %f sec\n",diff.Value());

        }
/* Tekkotsu */
The results are in twice as long as expected, and have a large spread: 8.060 ms, 1.485 ms, 2.690 ms, 2.269 ms, 2.343 ms, 1.318 ms, 2.437 ms, 8.391 ms, 2.597 ms, 2.031 ms, 1.435 ms, 2.833 ms
        FindDesignData?("SYS_CPUINFO", &dataID, &data, &bytes);
if (bytes && data != NULL)
{
OCPUInfo *info;
info = (OCPUInfo *)data;
sout->printf("system clock %d Hz, pipeline clock %d Hz\n", info->sclk, info->pclk);
} else {
sout->printf("unknown system and pipeline clock\n");
}

29 July 2004

27 July 2004

April, May, June 2004

Januari, February, March 2004

Formatting Help?


LabBook | RecentChanges | Preferences
Edit text of this page | View other revisions
Last edited December 1, 2004 11:59 am by pc-vlab10.science.uva.nl (diff)
Search: